Pulse Generator
1 / 2Pages

Catalog excerpts

Pulse Generator - 2

Block Diagram The Figure presents the general architecture of the PulseBlaster system. The major building blocks are the SRAM memory (both internal and external to the processor), the microcontroller (uPC), the integrated bus controller (IBC), the counter, andthe output buffers. The entire logic design, excluding output buffers, is contained on a single silicon chip, making it a Sys-tem-on-a-Chip design. User control to the system is provided through the integrated bus controlled over the PCI bus. Instruction set The micro programmed controller allows for programs to include branches,...

Open the catalog to page 2

All WUNTRONIC GmbH catalogs and technical brochures

Archived catalogs

  1. Transmitter

    4 Pages

  2. Data Logger

    7 Pages