1. Catalogs
  2. Teledyne LeCroy Europe
  3. LeCroy Kibra 480 Analyzer

LeCroy Kibra 480 Analyzer

LeCroy Kibra 480 Analyzer

LeCroy Kibra 480 Analyzer

Product catalog summary
Key Features
  • Fast and Easy Debug for DDR3 and DDR4: The LeCroy Kibra 480 is a self-contained system that offers easy connection and setup with a custom probe design supporting higher speed modules. No calibration is needed, and a free trace viewer is available for any PC.
  • Comprehensive JEDEC Trigger and Capture: The analyzer detects over 65 JEDEC bus event and timing violations in real-time, with extended recording time capturing four times the memory events compared to a logic analyzer. It includes interposers for fast configuration and a dedicated trigger output for read/write operations.
  • Innovative Displays Focused on Timing Analysis: Features traditional state and timing waveform views, a Bank State View for I/O distribution visualization, and real-time performance displays.
  • Flexible, Scalable Platform: Capable of monitoring two slots of quad rank DDR3 or DDR4 DIMMs concurrently, supporting registered and unbuffered DIMM types, and addressing multi-channel applications by cascading analyzers.
DDR3 / DDR4 Bus & Timing Analysis

The LeCroy Kibra 480 is a stand-alone protocol analyzer providing comprehensive DDR3 and DDR4 JEDEC timing analysis. It introduces proprietary probing technology for non-intrusive monitoring of higher speed DDR3 and DDR4 without time-consuming calibration. The analyzer records bus traffic and identifies timing and protocol violations, displaying commands and errors for fast debugging.

Proprietary Probe Design

Custom ASIC probes support higher speed DDR modules, capturing DDR3 up to 2133 MT/s and DDR4 up to 2400 MT/s. Probes are self-powered for instant signal lock, including reliable capture of the DDR4 power-on sequence.

Easy Setup

No calibration is needed. Users can start using the analyzer immediately by entering memory controller parameters and starting recording. JEDEC trigger values load automatically based on memory parameters.

Specifications and Ordering Information
  • Supports DDR3 and DDR4 protocols with recording memory size of 4 GB.
  • Data rates supported: DDR3 – 400 MHz to 1066 MHz, DDR4 – 800 MHz to 1200 MHz.
  • Probe interface includes DDR3 & DDR4 UDIMM, RDIMM, SODIMM Slot Interposers.
  • Dimensions: 20 x 3.2 x 23 cm, Weight: 1.5 Kg.
  • Environmental operating conditions: 0 to 55 °C, non-operating: -20 to 80 °C.
Custom Sequential Event Triggering

The Kibra 480 allows custom triggers for any DDR command, including MRS or Read/Write commands to a specific physical address. Sequential triggering can wait for any two command/control states in sequence, with optional timers for timeout conditions.

CrossSync™ Support

CrossSync enables time-aligned display of protocol traffic from multiple daisy-chained analyzers, allowing concurrent monitoring of multiple memory channels.

See more

Catalog excerpts

LeCroy Kibra 480 Analyzer-2

• Fast and Easy Debug for — Self-contained system offers easy connection — Custom probe design supports higher speed — Free trace viewer runs on • Comprehensive JEDEC — Detects over 65 JEDEC bus event & timing violations in real time — Extended recording time events vs. Logic Analyzer data for fast configuration — Dedicated trigger output to scope for Read/ Write • Innovative Displays Focused on Timing Analysis Timing Waveform views with the Bank State View bank and per DIMM slot — Real Time performance • Flexible, Scalable Platform — Monitor two slots of quad unbuffered DIMM types — Address...

 Open the catalog to page 2
LeCroy Kibra 480 Analyzer-3

Timing Navigation bar allows fast zoom-in analyze traces with custom markers State listing shows all command information including timing errors with the Bank State View Use event metrics to navigate to individual commands, addresses Traffic Summaries for Faster Analysis In addition to timing analysis, the Kibra 480 generates performance metrics that are displayed for read, write and power down operations. Bus metrics are tracked per bank, per rank, and per channel to provide insights into overall memory utilization. The error report shows protocol and timing violations with hyperlinks to the...

 Open the catalog to page 3
LeCroy Kibra 480 Analyzer-4

SPECIFICATIONS AND ORDERING INFORMATION Custom Sequential Event Triggering The Kibra 480 can specify custom triggers for any DDR command including MRS or Read/Write commands to a specific physical address. With the sequential triggering, the analyzer can wait for any two command/control states in sequence including any combination of high/low signaling. Optionally add a timer within the sequence to specify a timeout condition or re-arm the analyzer. Filtering of NOP & Deselect commands is available to selectively capture the most important operations. There's also a low-latency trigger- out that...

 Open the catalog to page 4

All Teledyne LeCroy Europe catalogs and technical brochures

  1. T3DSO4000L-HD

    19  Pages

  2. HDO6000B

    20  Pages

  3. T3DAQ1-16

    16  Pages

  4. WavePro HD

    20  Pages

  5. WaveRunner 9000

    20  Pages

  6. DDR Test Suite

    12  Pages

  7. WaveRunner 8000

    24  Pages

  8. wavesurfer 510

    20  Pages

*Prices are pre-tax. They exclude delivery charges and customs duties and do not include additional charges for installation or activation options. Prices are indicative only and may vary by country, with changes to the cost of raw materials and exchange rates.