
The LeCroy Kibra 480 is a stand-alone protocol analyzer providing comprehensive DDR3 and DDR4 JEDEC timing analysis. It introduces proprietary probing technology for non-intrusive monitoring of higher speed DDR3 and DDR4 without time-consuming calibration. The analyzer records bus traffic and identifies timing and protocol violations, displaying commands and errors for fast debugging.
Proprietary Probe DesignCustom ASIC probes support higher speed DDR modules, capturing DDR3 up to 2133 MT/s and DDR4 up to 2400 MT/s. Probes are self-powered for instant signal lock, including reliable capture of the DDR4 power-on sequence.
Easy SetupNo calibration is needed. Users can start using the analyzer immediately by entering memory controller parameters and starting recording. JEDEC trigger values load automatically based on memory parameters.
Specifications and Ordering InformationThe Kibra 480 allows custom triggers for any DDR command, including MRS or Read/Write commands to a specific physical address. Sequential triggering can wait for any two command/control states in sequence, with optional timers for timeout conditions.
CrossSync™ SupportCrossSync enables time-aligned display of protocol traffic from multiple daisy-chained analyzers, allowing concurrent monitoring of multiple memory channels.
• Fast and Easy Debug for — Self-contained system offers easy connection — Custom probe design supports higher speed — Free trace viewer runs on • Comprehensive JEDEC — Detects over 65 JEDEC bus event & timing violations in real time — Extended recording time events vs. Logic Analyzer data for fast configuration — Dedicated trigger output to scope for Read/ Write • Innovative Displays Focused on Timing Analysis Timing Waveform views with the Bank State View bank and per DIMM slot — Real Time performance • Flexible, Scalable Platform — Monitor two slots of quad unbuffered DIMM types — Address...
Open the catalog to page 2Timing Navigation bar allows fast zoom-in analyze traces with custom markers State listing shows all command information including timing errors with the Bank State View Use event metrics to navigate to individual commands, addresses Traffic Summaries for Faster Analysis In addition to timing analysis, the Kibra 480 generates performance metrics that are displayed for read, write and power down operations. Bus metrics are tracked per bank, per rank, and per channel to provide insights into overall memory utilization. The error report shows protocol and timing violations with hyperlinks to the...
Open the catalog to page 3SPECIFICATIONS AND ORDERING INFORMATION Custom Sequential Event Triggering The Kibra 480 can specify custom triggers for any DDR command including MRS or Read/Write commands to a specific physical address. With the sequential triggering, the analyzer can wait for any two command/control states in sequence including any combination of high/low signaling. Optionally add a timer within the sequence to specify a timeout condition or re-arm the analyzer. Filtering of NOP & Deselect commands is available to selectively capture the most important operations. There's also a low-latency trigger- out that...
Open the catalog to page 419 Pages
20 Pages
20 Pages
15 Pages
16 Pages
6 Pages
8 Pages
4 Pages
20 Pages
20 Pages
16 Pages
12 Pages
28 Pages
24 Pages
20 Pages
8 Pages
4 Pages
2 Pages
12 Pages
2 Pages
4 Pages
36 Pages
36 Pages
36 Pages
36 Pages
36 Pages
28 Pages
28 Pages
28 Pages
8 Pages
20 Pages
20 Pages
28 Pages
16 Pages
2 Pages
8 Pages
12 Pages
8 Pages
2 Pages
7 Pages
4 Pages
2 Pages
4 Pages
8 Pages
8 Pages
12 Pages
8 Pages