
High Power DPDT Switch CXM3593UR Description The CXM3593UR is a high power DPDT switch for wireless communication systems. This IC has a 1.8 V CMOS compatible decoder. The Sony GaAs junction gate pHEMT (JPHEMT) MMIC process is used for low insertion loss and high linearity. (Application: LTE/CDMA/GSM/UMTS Handsets ) Features ◆ Low Insertion loss: 0.26dB (Typ.) (Cellular Band ) 0.45 dB (Typ.) (IMT2000 ) ◆ Low voltage operation: VDD = 2.5 V ◆ No DC blocking capacitors required on RF ports ◆ 2 Control input ◆ Small package size: UQFN-12 pin (2.0 mm × 2.0 mm) ◆ Lead-Free and RoHS compliant Structure GaAs JPHEMT MMIC switch, CMOS decoder Moisture Sensitivity Moisture Sensitivity Level for this part is MSL= 2 (Tentative) Absolute Maximum Ratings ♦ Bias voltage ♦ Maximum input power This IC is ESD sensitive device. Special handling precautions are required. 1
Open the catalog to page 1Block Diagram DPDT Antenna Switch RF3 Decoder Logic MMIC Switch Active path
Open the catalog to page 2DC Bias Condition Parameter
Open the catalog to page 3Target Electrical Characteristics (Ta = 25 °C, VDD = 2.5 V, Vctl = 0/1.8 V) Item Insertion Loss All ports in active paths Inter modulation distortion in Rx Band Switching speed Wakeup time Control current Supply current Electrical characteristics are measured with all RF ports terminated in 50 Ω. *1 *2 *3 *4 *5 *6 *7 *8 *9 *10 Pin = 25 dBm, 704 to 787 MHz (Band 13, Band 17) Pin = 26 dBm, 824 to 960 MHz (Band 5, Band 8) Pin = 26 dBm, 1710 to 1990 MHz (Band 1 Tx, Band 2 Tx, Band 3 Tx, Band 4 Tx) Pin = 10 dBm, 2110 to 2170 MHz (Band 1 Rx, Band 4 Rx) Pin = 26 dBm, 2500 to 2690 MHz (Band 7) Pin =...
Open the catalog to page 4Recommended Circuit *1 No DC blocking capacitors are required on all RF ports. (Except sourcing DC bias) *2 The DC levels of all RF ports are GND. *3 L1 (27nH) and C1(12pF) are recommended on Ant port for ESD protection. *4 C2(100pF) is recommended on VDD pin for Decoupling Capacitor.
Open the catalog to page 6Recommended Land Pattern
Open the catalog to page 7MNJFAnOAlNi f EAR IS DISPLAYED S V FOLLOW INS Bimi E IT SVSTEH, * YEAR <ME\ THE 1ST EIT IF * BIHAR* SlSTEH HI T SYSTEM IS NSPLAYEj t> V E-flN C l> U E '- THE 2 \ 3 HIT JF » BIHAR' S "If S T EM JIT SVoTEM IS UjPLAYEI IN I OH I IN SECT 101 I:. * YEAR CC-CE C THE JB] E IT ]F <> BINAR* 5"V&TEH 31T SYSTEM IS CISPLAYE] IN I OCT I IN SECT 101 c A V EAR CDCE ( THE 4TH EIT ]F A BINARY SKSTEH 3IT 3 V 5 FEN IS CISPLVfE] IN I DCT 1 IN SECT 101 d- F:IK HQHE TH.^N ■ ::HAHftCTEKS FOLLD'H HJLE^ F^ ftHhHEvI*TI:
Open the catalog to page 9lATEll I.L:FDLTSTTEEHE CMTJIIIl£ CAP.HDH IAHTIJT.'TI [I [REEL THAT \$ USEE AGAIN AFTER COLLECTION) tfE USE THE REUSE (EEL OF JEIT* OPEC IFICATIDM-
Open the catalog to page 10Note Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
Open the catalog to page 112 Pages
2 Pages
2 Pages
2 Pages
2 Pages
6 Pages
5 Pages
16 Pages
17 Pages
24 Pages
17 Pages
5 Pages
21 Pages
11 Pages
5 Pages
24 Pages
11 Pages
12 Pages
29 Pages
22 Pages
22 Pages
15 Pages
23 Pages
14 Pages
14 Pages
15 Pages
5 Pages
15 Pages
17 Pages
17 Pages
13 Pages
17 Pages
14 Pages
13 Pages
13 Pages
20 Pages
68 Pages
23 Pages
13 Pages
6 Pages
11 Pages
2 Pages
2 Pages
2 Pages
5 Pages
2 Pages
2 Pages
2 Pages
2 Pages
34 Pages
30 Pages
2 Pages
2 Pages
2 Pages
2 Pages
2 Pages
2 Pages
2 Pages
2 Pages
2 Pages
2 Pages
2 Pages
17 Pages
18 Pages
18 Pages
22 Pages