![SIEMENS EDA - logo](https://img.directindustry.com/images_di/logo-p/L60189.gif)
![video corpo](https://img.directindustry.com/media/ps/images/common/stand/video-icon.gif)
Catalog excerpts
![TransLayout™ - 1](https://img.directindustry.com/pdf/repository_di/60189/translayout-143037_1m.jpg)
www.mentor.com/harness TransLayoutTM provides a design environment for complex systems from concept through to manufacturing support. Early in the design process, system and electrical engineers explore design alternatives for wire harness and cable systems and assess their impact on manufacturing cost and physical space requirements. TransLayout Wire Harness and Cable Design Using Interconnect Synthesis Target Market The transportation (automobiles, trucks, trains), aerospace (planes, satellites), telecom, semiconductor equipment, and industrial machinery industries are experiencing an increase in the electrical content of their products. TransLayout enables design teams to plan the electrical distribution system within a simplified view of the physical package and estimate manufacturing costs as well as the complete development of the physical interconnect of a system. Design Scenario Logical schematics are created that capture the equipment, connectors, and pins that are electrically connected within a system. Multiple schematics may be configured together to define the electrical distribution system. The TC2TL utility will generate a netlist and may be used to automatically generate module symbols. A module symbol will have pins that represent the associated module side connectors. A symbol representing the physical outline with scaled dimensions of the mechanical package may be placed within TransLayout to provide the context for the design. After importing a netlist, the user will place either customized or automatically generated module symbols within the physical outline. Selecting signals highlights electrically connected modules. The user may simply draw conduit segments between electrically connected modules to create wire routing channels. TransLayout may then be used to automatically synthesize wires and splices through the routed channels. Synthesizing Electrical Signals to Physical Wires and Splices The autorouter is used to synthesize wires and splices from electrical signals by adhering to electrical and manufacturing design rules. Design rules are specified as router cost values or router modes. Examples of router cost values include maximum number of wires per splice or multi-termination, cost per unit length of a wire, and minimum distance between splices or between a splice and a take-out. Autorouter modes may be used to allow or disallow multiple wires terminating on common pins or prioritizing router performance over design iteration time. The router will automatically assign the wire gauge for a signal. It may also be used to optimize the location of splices. The autorouter will optimize the total wire cost while satisfying electrical and manufacturing design rules. The factors contributing to total wire costs include base wire, wire length, and the number of jumpers, splices, and multi-terms. Total wire costs, wire cut lengths, and bundle diameters are automatically calculated.
Open the catalog to page 1![TransLayout™ - 2](https://img.directindustry.com/pdf/repository_di/60189/translayout-143037_2m.jpg)
Copyright © 2002 Mentor Graphics Corporation. TransLayout is a trademark, and Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners. 1020950 08/2002 Mentor Graphics Mentor House Edward Court Altrincham, Cheshire, WA14 5GL United Kingdom Tel. No: 44-161-926-1600 Corporate Headquarters Mentor Graphics Corporation 8005 SW Boeckman Road Wilsonville OR 97070-7777 Tel. No: 1 503-685-7000 U.S. Sales: 800 547 3000 European Headquarters Mentor Graphics Arnulfstrasse 201, D-80634 Munich,...
Open the catalog to page 2All SIEMENS EDA catalogs and technical brochures
-
Calibre nmDRC
4 Pages
Archived catalogs
-
Tessent Connect
3 Pages
-
Calibre LFD
3 Pages
-
Vista Virtual Prototyping
4 Pages
-
Vista Architect
4 Pages
-
Tessent IJTAG
2 Pages
-
Calibre® MPCpro
2 Pages
-
LeonardoSpectrum
4 Pages
-
Oasys-RTL
3 Pages
-
Olympus-SoC
5 Pages
-
ICanalyst
4 Pages
-
Calibre RVE
3 Pages
-
Calibre nmLVS
3 Pages
-
Calibre LFD
3 Pages
-
Tanner L-Edit IC Layout
4 Pages
-
Tanner Designer
2 Pages
-
Tanner Waveform Viewer
2 Pages
-
Tanner T-Spice Simulation
2 Pages
-
ReqTracer
2 Pages
-
LeonardoSpectrum™
4 Pages
-
HDL Designer
2 Pages
-
Nucleus RTOS
2 Pages
-
Calibre ® MPCpro
2 Pages
-
Calibre OPC and PSM
6 Pages
-
Multicore Framework
2 Pages
-
Volcano VSTAR Ethernet
2 Pages
-
Volcano VSTAR AUTOSAR
2 Pages
-
CAT/TransCable
2 Pages
-
ReadyStart?
2 Pages
-
Inflexion UI
2 Pages
-
TransDesign
6 Pages
-
TransCable
2 Pages
-
TranSACT
2 Pages
-
TransOVM
2 Pages
-
TransBridge
2 Pages
-
Calibre xACT 3D
2 Pages
-
Volcano? VSA
2 Pages
-
Calibre xRC
3 Pages
-
Calibre xRC-CB
2 Pages
-
ces-ds
2 Pages
-
VolcanoBootloader
2 Pages
-
flovent
12 Pages
-
flotherm
8 Pages
-
floefd
12 Pages
-
Calibre DESIGNrev
2 Pages
-
Calibre xL
2 Pages
-
Calibre nmDRC
4 Pages
-
ADiT
2 Pages
-
Calibre RealTime
2 Pages
-
Questa ADMS
7 Pages
-
iSolve DigIQ Interface
2 Pages
-
Questa® Codelink Turbo
3 Pages
-
RC250
2 Pages
-
RC340
2 Pages
-
Atmel SAM9263
2 Pages
-
Sourcery Analyzer
2 Pages
-
Capital Migration Services
2 Pages
-
Capital Harness MPM
2 Pages
-
Vista
4 Pages
-
Capital ModularXC
2 Pages
-
Capital HarnessXC
2 Pages
-
Capital Integrator
2 Pages
-
Capital Logic
2 Pages
-
Volcano Bootloader
2 Pages
-
Calibre® OPCverify™
2 Pages
-
Nucleus
2 Pages
-
Mentor Embedded Linux
10 Pages
-
PADS AutoRouter
4 Pages
-
Board Station XE (BSXE
9 Pages
-
Board Architect
2 Pages
-
PADS Suites
3 Pages
-
AccuSim II
2 Pages
-
AccuParts™
1 Pages
-
FloVENT
12 Pages
-
FloTHERM PCB
2 Pages
-
FloTHERM® IC
2 Pages
-
Calibre OPCverify
2 Pages
-
Olympus-SoC
2 Pages
-
Catapult C Synthesis
4 Pages
-
NUCLEUS RTOS SOLUTIONS
2 Pages
-
EDGE Developer Suite
2 Pages
-
MAJIC JTAG Probe
3 Pages
-
Mentor Embedded Inflexion UI
2 Pages
-
CHS
4 Pages
-
VeSys
2 Pages
-
PCB Systems Board Station XE
4 Pages
-
Mechanical Analysis FloEFD
7 Pages
-
Calibre nmOPC
2 Pages