Catalog excerpts
ANALOG/MIXED-SIGNAL (AMS) DESIGN AND VERIFICATION Tanner T-Spice Simulator UI displays schematic, spice netlist, simulation logs and waveform data. Fast, Accurate Simulations for Analog and Mixed-signal IC Designs Tanner T-Spice simulation provides fast, accurate simulation for analog and analog/ mixed-signal (AMS) IC designs. T-Spice not only simulates circuits quickly and with a high degree of accuracy, but also is compatible with industry leading standards and integrates easily with the Tanner S-Edit schematic capture tool and Tanner Waveform Viewer. T-Spice includes improved accuracy with advanced modeling, multi-threading support, device state plotting, real-time waveform viewing and analysis, and a command wizard for simple SPICE syntax creation. Improve Simulation Accuracy with Advanced Modeling T-Spice provides extensive support of behavioral models using Verilog-A, expression controlled sources and table-mode simulation. Behavioral models give you the flexibility to create customized models of virtually any device. T-Spice also supports the latest industry models, including BSIM4 and the Penn State Philips (PSP) model. And T-Spice supports foundry extensions, including HSPICE foundry extensions to models. Other modeling-related benefits include: ■ Supports PSP, BSIM3.3, BSIM4.8, BSIM SOI 4.5, EKV 2.6, MOS 9, 11, 20, 30, 31, 40, RPI a-Si & Poly-Si TFT, HiSim, VBIC, Modella, and MEXTRAM models; also includes enhanced diode and temperature equations to improve compatibility with many foundry model libraries ■ Includes two stress effect models, from the Berkeley BSIM4 model and from TSMC processes in the BSIM3 model, to provide more accuracy in smaller geometry processes ■ Supports gate and body resistance networks in RF modeling; also performs non-quasi-static (NQS) modeling ■ Supports geometry-based parasitic models for multi-finger devices ■ Models FD-PD SOI devices; and self-heating and RF resistor networks ■ Performs table-based modeling using measured device data to model a device FEATURES AND BENEFITS: ■ Fast, accurate analog and analog/ mixed-signal (AMS) circuit simulation ■ Multi-threading support for shorter run times ■ HSPICE- and PSpice-compatible syntax to allow easy integration of legacy designs and foundry models ■ Support for the latest industry foundry models, including PSP, BSIM3.3, BSIM4.8, BSIM SOI 4.4, EKV 2.6, MOS 9, PSP, RPI a-Si & Poly-Si TFT, VBIC, and MEXTRAM models for reliable and accurate simulations ■ Verilog-A and Verilog-AMS support for mixed-signal co-simulation ■ Accurately characterize circuit behavior using virtual data measurements, Monte Carlo analysis, parameter sweeping, DC analysis, AC/noise analysis and transient analysis ■ Automatically selects advanced convergence algorithms for reliable DC convergence ■ Ease of use: intuitive and quick learning curve ■ Unparalleled customer support ■ Flexible licensing —Mentor Graphics*
Open the catalog to page 1Work in a Faster, Easier Design Environment T-Spice helps integrate your design flow from schematic capture through simulation and waveform viewing. An easy-to-use point-and-click environment gives you complete control over the simulation process for greater productivity Among the other benefits to your design flow: ■ Enables easy creation of syntax-correct SPICE through a command wizard; also highlights SPICE syntax through a text editor ■ Provides fast, accurate, and precise options to enable optimal balance of accuracy and performance ■ Enables you to jump from error messages to the...
Open the catalog to page 2All SIEMENS EDA catalogs and technical brochures
-
Calibre nmDRC
4 Pages
Archived catalogs
-
Tessent Connect
3 Pages
-
Calibre LFD
3 Pages
-
Vista Virtual Prototyping
4 Pages
-
Vista Architect
4 Pages
-
Tessent IJTAG
2 Pages
-
Calibre® MPCpro
2 Pages
-
LeonardoSpectrum
4 Pages
-
Oasys-RTL
3 Pages
-
Olympus-SoC
5 Pages
-
ICanalyst
4 Pages
-
Calibre RVE
3 Pages
-
Calibre nmLVS
3 Pages
-
Calibre LFD
3 Pages
-
Tanner L-Edit IC Layout
4 Pages
-
Tanner Designer
2 Pages
-
Tanner Waveform Viewer
2 Pages
-
ReqTracer
2 Pages
-
LeonardoSpectrum™
4 Pages
-
HDL Designer
2 Pages
-
Nucleus RTOS
2 Pages
-
Calibre ® MPCpro
2 Pages
-
Calibre OPC and PSM
6 Pages
-
Multicore Framework
2 Pages
-
Volcano VSTAR Ethernet
2 Pages
-
Volcano VSTAR AUTOSAR
2 Pages
-
CAT/TransCable
2 Pages
-
ReadyStart?
2 Pages
-
Inflexion UI
2 Pages
-
TransDesign
6 Pages
-
TransCable
2 Pages
-
TranSACT
2 Pages
-
TransOVM
2 Pages
-
TransBridge
2 Pages
-
Calibre xACT 3D
2 Pages
-
Volcano? VSA
2 Pages
-
Calibre xRC
3 Pages
-
Calibre xRC-CB
2 Pages
-
ces-ds
2 Pages
-
VolcanoBootloader
2 Pages
-
flovent
12 Pages
-
flotherm
8 Pages
-
floefd
12 Pages
-
Calibre DESIGNrev
2 Pages
-
Calibre xL
2 Pages
-
Calibre nmDRC
4 Pages
-
ADiT
2 Pages
-
Calibre RealTime
2 Pages
-
Questa ADMS
7 Pages
-
iSolve DigIQ Interface
2 Pages
-
Questa® Codelink Turbo
3 Pages
-
RC250
2 Pages
-
RC340
2 Pages
-
Atmel SAM9263
2 Pages
-
Sourcery Analyzer
2 Pages
-
Capital Migration Services
2 Pages
-
Capital Harness MPM
2 Pages
-
Vista
4 Pages
-
Capital ModularXC
2 Pages
-
Capital HarnessXC
2 Pages
-
Capital Integrator
2 Pages
-
Capital Logic
2 Pages
-
Volcano Bootloader
2 Pages
-
Calibre® OPCverify™
2 Pages
-
Nucleus
2 Pages
-
Mentor Embedded Linux
10 Pages
-
PADS AutoRouter
4 Pages
-
Board Station XE (BSXE
9 Pages
-
Board Architect
2 Pages
-
PADS Suites
3 Pages
-
AccuSim II
2 Pages
-
AccuParts™
1 Pages
-
FloVENT
12 Pages
-
FloTHERM PCB
2 Pages
-
FloTHERM® IC
2 Pages
-
Calibre OPCverify
2 Pages
-
Olympus-SoC
2 Pages
-
Catapult C Synthesis
4 Pages
-
NUCLEUS RTOS SOLUTIONS
2 Pages
-
EDGE Developer Suite
2 Pages
-
MAJIC JTAG Probe
3 Pages
-
Mentor Embedded Inflexion UI
2 Pages
-
CHS
4 Pages
-
VeSys
2 Pages
-
TransLayout™
2 Pages
-
PCB Systems Board Station XE
4 Pages
-
Mechanical Analysis FloEFD
7 Pages
-
Calibre nmOPC
2 Pages