Catalogs >
SIEMENS EDA >
iSolve DigIQ Interface

iSolve DigIQ Interface
2Pages

Catalog excerpts

Hardware-Based Functional Verification iSolve DigIQ Interface D A T A S H E E FEATURES AND BENEFITS ▪ LTE and UMTS protocol testing ▪ Stimulus generation and analysis of multiple radio standards ▪ Test software against emulated hardware to ensure conformance to standards before committing to silicon ▪ Powerful protocol logging and analysis for easy debugging ▪ C++ interface for creation of user test scenarios iSolve DigIQ Interface delivers a flexible, high-performance connection for verifying wireless communication SoCs using Veloce and Rohde & Schwarz test and measurement equipment. ▪ Connect to user protocol stack in all phases of development ▪ Digital IQ interface to hardware emulation PRODUCT SPECIFICATIONS iSolve DigIQ Interface provides a fast route to pre-silicon testing of today’s complex wireless communication chips for users of the Mentor Graphics VeloceTM family of emulators and Rohde & Schwarz test and measurement equipment. This easy-to-use solution enables verification at thousands of times the speed of pure logic simulation, significantly reducing verification times and regression testing and, thus, increasing design productivity. TM Connecting to R&S CMW500 Protocol Tester As a bridge between Veloce emulators and the Rohde & Schwarz CMW500 series testers, the iSolve DigIQ Interface allows designers of user equipment (UE) chipsets to verify the interaction of software with hardware and perform conformance testing for the LTE and UMTS protocols, prior to committing to silicon. Connecting to R&S SMU Generator and FSV/FSU Analyzer Wireless designers can perform pre-silicon verification and analysis of any baseband chip using the iSolve DigIQ Interface between a Veloce emulator and an R&S SMU 200 vector signal generator and FSV/FSU analyzer — supporting multiple radio standards for the verification of cellular devices. www.mentor.com/emulation ▪ Platforms: Veloce Solo, Quattro, Grande, and Maximus ▪ T&M Equipment: Rohde & Schwarz CMW500 wideband radio communication tester, SMU200 vector signal generator, and FSV/FSU analyzer ▪ Protocol Test: LTE and UMTS (CMW500) ▪ Radio Standards: GSM/EDGE, 3GPP, CDMA, TETRA, WLAN ▪ Performance: Up to 1.5 MHz in Veloce emulation T

Open the catalog to page 1

The Veloce-R&S CMW500 protocol testing solution allows up to four uplink and downlink communication channels between the test and measurement equipment and the emulated design. iSolve DiglQ Interface provides a convenient connection between an R&S CMW500 tester and a Veloce emulator for hardware-assisted pre-silicon conformance and protocol testing. Connecting the Veloce emulator to the R&S SMU200 vector signal generator and FSV/FSU analyzer increases flexibility for pre-silicon verification of multiple radio standards, including GSM/EDGE. 3GPP, CDMA, TETRA, and WLAN. iSolve DiglQ Interface...

Open the catalog to page 2