Catalog excerpts
Advanced Verification Environment Analog/Mixed-Signal Verification ICanalyst datasheet Statistical Analysis Monte Carlo Circuit Design Optimization --' Performance Results Yield Analysis __ Parameter Screening ICanalyst Analog Design Verification Parallel Simulation LSF/GRID Multi Testbench Documentation Datasheet ICanalyst™ manages the validation of custom analog, RF ICs using specification-driven and process variation advanced verification techniques. Advanced Verification Cockpit As designs become more complex and geometries continue to shrink, variation-aware design techniques are essential. Designing and verifying the transistors that compose integrated circuits is increasingly difficult. With modern processes, many more corners are needed to bracket variation; including temperature sweeps, low-power voltage ranges, statistical process variations (die-to-die and within-die), and process corner sweeps resulting from predefined digital corners. ICanalyst™ is an advanced verification cockpit that enables designers to easily leverage the full complement of Mentor Graphics analog mixed-signal solutions for design verification and analog cell characterization: Questa® ADMS for mixed-signal, Eldo® (Classic and Premier) for SPICE, and ADiT™ for Fast-SPICE applications. ICanalyst accomplishes this through an optimized design flow purposed for automating repetitive tasks. FEATURES AND BENEFITS: ■ Improves sign-off confidence by increasing verification coverage and shortening verification schedule ■ Assists IP library validation with quick set up and easy exploration of results ■ Facilitates design reviews and knowledge-sharing among design teams with automated document generation ■ Saves time on verification scripting, output file parsing, and results interpretation/management ■ Manages multiple designs with continual updates and multiple testbenches with incremental modifications ■ Optimizes simulation efficiency with integration of load balancing tools, such as Platform LSF® and Sun® Grid Engine ■ Provides spreadsheets and graphical representations of simulation result data ■ Offers a specification-driven environment ■ Enables real-time simulation result and yield browsing ■ Interfaces with ReqTracer to provide requirement tracing flow ■ Interfaces with the Questa verification plan and Questa UCDB —Menlor Graphics’
Open the catalog to page 1true mixed-signal waveform viewer and their own schematic nets, pins, or instances. Additionally, operatingpoint simulation results can be back-annotated to the schematic window from any test, to facilitate debugging a design’s bias point. Simulation Plan Management Tests are summarized in the Simulation Plan table of the ICanalyst interface. This represents the executable simulation plan that covers the verification strategy. Either the entire simulation plan or a subset of it can be run. From this view, the designer can update the pass/fail simulation status on a test-basis, perform...
Open the catalog to page 2PVT Sweeps and Statistical Analysis Process voltage temperature (PVT) sweeps and statistical analysis using Monte Carlo methods are managed in one location (the Parameters/Scenarios window), for fast and accurate design verification. Once the designer has determined the desired verification strategy, he or she can generate all of the necessary simulation runs from this view. This ensures complete coverage of all the defined PVT sweeps and Monte Carlo runs. The designer can always come back to this view to edit the verification strategy and easily regenerate tests. 2D, 3D, Histogram, and...
Open the catalog to page 3Optimization and Sensitivity Flow Eldo optimization engine is integrated with ICanalyst, providing access to technologies that fine-tune design variables. A sensitivity flow helps designers determine which design variables are truly key parameters that, with slight variations, influence design output performance the most. After running through the sensitivity flow in ICanalyst, a set of the most important design variables is selected. This leads to more efficient optimization, resulting in time savings along with finely tuned designs. Integration with Mentor AMS Tools EZwave integration...
Open the catalog to page 4All SIEMENS EDA catalogs and technical brochures
-
Calibre nmDRC
4 Pages
Archived catalogs
-
Tessent Connect
3 Pages
-
Calibre LFD
3 Pages
-
Vista Virtual Prototyping
4 Pages
-
Vista Architect
4 Pages
-
Tessent IJTAG
2 Pages
-
Calibre® MPCpro
2 Pages
-
LeonardoSpectrum
4 Pages
-
Oasys-RTL
3 Pages
-
Olympus-SoC
5 Pages
-
Calibre RVE
3 Pages
-
Calibre nmLVS
3 Pages
-
Calibre LFD
3 Pages
-
Tanner L-Edit IC Layout
4 Pages
-
Tanner Designer
2 Pages
-
Tanner Waveform Viewer
2 Pages
-
Tanner T-Spice Simulation
2 Pages
-
ReqTracer
2 Pages
-
LeonardoSpectrum™
4 Pages
-
HDL Designer
2 Pages
-
Nucleus RTOS
2 Pages
-
Calibre ® MPCpro
2 Pages
-
Calibre OPC and PSM
6 Pages
-
Multicore Framework
2 Pages
-
Volcano VSTAR Ethernet
2 Pages
-
Volcano VSTAR AUTOSAR
2 Pages
-
CAT/TransCable
2 Pages
-
ReadyStart?
2 Pages
-
Inflexion UI
2 Pages
-
TransDesign
6 Pages
-
TransCable
2 Pages
-
TranSACT
2 Pages
-
TransOVM
2 Pages
-
TransBridge
2 Pages
-
Calibre xACT 3D
2 Pages
-
Volcano? VSA
2 Pages
-
Calibre xRC
3 Pages
-
Calibre xRC-CB
2 Pages
-
ces-ds
2 Pages
-
VolcanoBootloader
2 Pages
-
flovent
12 Pages
-
flotherm
8 Pages
-
floefd
12 Pages
-
Calibre DESIGNrev
2 Pages
-
Calibre xL
2 Pages
-
Calibre nmDRC
4 Pages
-
ADiT
2 Pages
-
Calibre RealTime
2 Pages
-
Questa ADMS
7 Pages
-
iSolve DigIQ Interface
2 Pages
-
Questa® Codelink Turbo
3 Pages
-
RC250
2 Pages
-
RC340
2 Pages
-
Atmel SAM9263
2 Pages
-
Sourcery Analyzer
2 Pages
-
Capital Migration Services
2 Pages
-
Capital Harness MPM
2 Pages
-
Vista
4 Pages
-
Capital ModularXC
2 Pages
-
Capital HarnessXC
2 Pages
-
Capital Integrator
2 Pages
-
Capital Logic
2 Pages
-
Volcano Bootloader
2 Pages
-
Calibre® OPCverify™
2 Pages
-
Nucleus
2 Pages
-
Mentor Embedded Linux
10 Pages
-
PADS AutoRouter
4 Pages
-
Board Station XE (BSXE
9 Pages
-
Board Architect
2 Pages
-
PADS Suites
3 Pages
-
AccuSim II
2 Pages
-
AccuParts™
1 Pages
-
FloVENT
12 Pages
-
FloTHERM PCB
2 Pages
-
FloTHERM® IC
2 Pages
-
Calibre OPCverify
2 Pages
-
Olympus-SoC
2 Pages
-
Catapult C Synthesis
4 Pages
-
NUCLEUS RTOS SOLUTIONS
2 Pages
-
EDGE Developer Suite
2 Pages
-
MAJIC JTAG Probe
3 Pages
-
Mentor Embedded Inflexion UI
2 Pages
-
CHS
4 Pages
-
VeSys
2 Pages
-
TransLayout™
2 Pages
-
PCB Systems Board Station XE
4 Pages
-
Mechanical Analysis FloEFD
7 Pages
-
Calibre nmOPC
2 Pages