Catalog excerpts
HyperLynx Power-Aware Simulation Benefits • Simulates combined behavior of highspeed signals and the system PDN to determine the impact on signal quality and design margins • Uses HyperLynx DDR Wizard to provide complete interface-level analysis and protocol verification Overview Modern electronic systems will fail sporadically if their Power Delivery Network (PDN) is not sufficiently robust. Unwanted interactions between data signals and the PDN result in intermittent data errors that cause systems to crash. Addressing these problems after the hardware is built can delay a product launch, cause products to miss their performance targets, or force cancellation of the product entirely. The detailed modeling and setup needed to co-simulate SI/PDN behavior is a complex process that many companies have typically been unable to perform. HyperLynx® power-aware simulation guides users through this process to make SI/PDN co-design more accessible and enable more companies to reduce their design risk. • Allows co-optimization of PDN design, signal interconnect, and I/O buffer settings • Accurately models driver Simultaneous Switching Noise (SSN) • Accurately models via-to-via coupling through power plane cavities • Accurately models effects of discontinuities in the signal’s return path Verify the design of high-speed memory interfaces with HyperLynx power-aware simulation
Open the catalog to page 1HyperLynx Power-Aware Simulation Signal / PDN Interactions A system’s PDN needs to provide stable power to the device across a wide frequency band. It also must provide a clean return path for high-frequency signals. There are three ways that signals can interact with the PDN to degrade signal quality: • Simultaneous Switching Noise (SSN): is voltage noise on the driver’s power rail as a result of Simultaneous Switching Output (SSO) behavior. Noise on the power rail modulates the output drivers and decreases system margin. • Via-to-via coupling through the power cavity: When signal traces...
Open the catalog to page 2The HyperLynx DDR Wizard guides users through the process of setting up and running power-aware simulations. For non-ideal PDN cases where higher levels of accuracy are required, HyperLynx advanced 3D, full-wave, electromagnetic solvers create signal and PDN coupling models to ensure the design will perform as intended (Figure 3). Differences in signal/PDN interactions are easily assessed for impact on overall system margins by individually including or excluding those interactions from simulations. Summary HyperLynx provides a multi-stage, guided flow for signal integrity, power integrity,...
Open the catalog to page 3All SIEMENS EDA catalogs and technical brochures
-
Calibre nmDRC
4 Pages
Archived catalogs
-
Tessent Connect
3 Pages
-
Calibre LFD
3 Pages
-
Vista Virtual Prototyping
4 Pages
-
Vista Architect
4 Pages
-
Tessent IJTAG
2 Pages
-
Calibre® MPCpro
2 Pages
-
LeonardoSpectrum
4 Pages
-
Oasys-RTL
3 Pages
-
Olympus-SoC
5 Pages
-
ICanalyst
4 Pages
-
Calibre RVE
3 Pages
-
Calibre nmLVS
3 Pages
-
Calibre LFD
3 Pages
-
Tanner L-Edit IC Layout
4 Pages
-
Tanner Designer
2 Pages
-
Tanner Waveform Viewer
2 Pages
-
Tanner T-Spice Simulation
2 Pages
-
ReqTracer
2 Pages
-
LeonardoSpectrum™
4 Pages
-
HDL Designer
2 Pages
-
Nucleus RTOS
2 Pages
-
Calibre ® MPCpro
2 Pages
-
Calibre OPC and PSM
6 Pages
-
Multicore Framework
2 Pages
-
Volcano VSTAR Ethernet
2 Pages
-
Volcano VSTAR AUTOSAR
2 Pages
-
CAT/TransCable
2 Pages
-
ReadyStart?
2 Pages
-
Inflexion UI
2 Pages
-
TransDesign
6 Pages
-
TransCable
2 Pages
-
TranSACT
2 Pages
-
TransOVM
2 Pages
-
TransBridge
2 Pages
-
Calibre xACT 3D
2 Pages
-
Volcano? VSA
2 Pages
-
Calibre xRC
3 Pages
-
Calibre xRC-CB
2 Pages
-
ces-ds
2 Pages
-
VolcanoBootloader
2 Pages
-
flovent
12 Pages
-
flotherm
8 Pages
-
floefd
12 Pages
-
Calibre DESIGNrev
2 Pages
-
Calibre xL
2 Pages
-
Calibre nmDRC
4 Pages
-
ADiT
2 Pages
-
Calibre RealTime
2 Pages
-
Questa ADMS
7 Pages
-
iSolve DigIQ Interface
2 Pages
-
Questa® Codelink Turbo
3 Pages
-
RC250
2 Pages
-
RC340
2 Pages
-
Atmel SAM9263
2 Pages
-
Sourcery Analyzer
2 Pages
-
Capital Migration Services
2 Pages
-
Capital Harness MPM
2 Pages
-
Vista
4 Pages
-
Capital ModularXC
2 Pages
-
Capital HarnessXC
2 Pages
-
Capital Integrator
2 Pages
-
Capital Logic
2 Pages
-
Volcano Bootloader
2 Pages
-
Calibre® OPCverify™
2 Pages
-
Nucleus
2 Pages
-
Mentor Embedded Linux
10 Pages
-
PADS AutoRouter
4 Pages
-
Board Station XE (BSXE
9 Pages
-
Board Architect
2 Pages
-
PADS Suites
3 Pages
-
AccuSim II
2 Pages
-
AccuParts™
1 Pages
-
FloVENT
12 Pages
-
FloTHERM PCB
2 Pages
-
FloTHERM® IC
2 Pages
-
Calibre OPCverify
2 Pages
-
Olympus-SoC
2 Pages
-
Catapult C Synthesis
4 Pages
-
NUCLEUS RTOS SOLUTIONS
2 Pages
-
EDGE Developer Suite
2 Pages
-
MAJIC JTAG Probe
3 Pages
-
Mentor Embedded Inflexion UI
2 Pages
-
CHS
4 Pages
-
VeSys
2 Pages
-
TransLayout™
2 Pages
-
PCB Systems Board Station XE
4 Pages
-
Mechanical Analysis FloEFD
7 Pages
-
Calibre nmOPC
2 Pages