1. Catalogs
  2. SIEMENS EDA
  3. HyperLynx Power-Aware Simulation
video corpo

HyperLynx Power-Aware Simulation
1 /3Pages

HyperLynx Power-Aware Simulation

HyperLynx Power-Aware Simulation
1 /3Pages

Catalog excerpts

HyperLynx Power-Aware Simulation-1

HyperLynx Power-Aware Simulation Benefits • Simulates combined behavior of highspeed signals and the system PDN to determine the impact on signal quality and design margins • Uses HyperLynx DDR Wizard to provide complete interface-level analysis and protocol verification Overview Modern electronic systems will fail sporadically if their Power Delivery Network (PDN) is not sufficiently robust. Unwanted interactions between data signals and the PDN result in intermittent data errors that cause systems to crash. Addressing these problems after the hardware is built can delay a product launch, cause products to miss their performance targets, or force cancellation of the product entirely. The detailed modeling and setup needed to co-simulate SI/PDN behavior is a complex process that many companies have typically been unable to perform. HyperLynx® power-aware simulation guides users through this process to make SI/PDN co-design more accessible and enable more companies to reduce their design risk. • Allows co-optimization of PDN design, signal interconnect, and I/O buffer settings • Accurately models driver Simultaneous Switching Noise (SSN) • Accurately models via-to-via coupling through power plane cavities • Accurately models effects of discontinuities in the signal’s return path Verify the design of high-speed memory interfaces with HyperLynx power-aware simulation

 Open the catalog to page 1
HyperLynx Power-Aware Simulation-2

HyperLynx Power-Aware Simulation Signal / PDN Interactions A system’s PDN needs to provide stable power to the device across a wide frequency band. It also must provide a clean return path for high-frequency signals. There are three ways that signals can interact with the PDN to degrade signal quality: • Simultaneous Switching Noise (SSN): is voltage noise on the driver’s power rail as a result of Simultaneous Switching Output (SSO) behavior. Noise on the power rail modulates the output drivers and decreases system margin. • Via-to-via coupling through the power cavity: When signal traces switch...

 Open the catalog to page 2
HyperLynx Power-Aware Simulation-3

The HyperLynx DDR Wizard guides users through the process of setting up and running power-aware simulations. For non-ideal PDN cases where higher levels of accuracy are required, HyperLynx advanced 3D, full-wave, electromagnetic solvers create signal and PDN coupling models to ensure the design will perform as intended (Figure 3). Differences in signal/PDN interactions are easily assessed for impact on overall system margins by individually including or excluding those interactions from simulations. Summary HyperLynx provides a multi-stage, guided flow for signal integrity, power integrity, and...

 Open the catalog to page 3

Archived catalogs

  1. Calibre nmOPC

    2  Pages

  2. VeSys

    2  Pages

  3. CHS

    4  Pages

  4. Olympus-SoC

    2  Pages

  5. FloTHERM® IC

    2  Pages

  6. FloTHERM PCB

    2  Pages

  7. FloVENT

    12  Pages

  8. AccuParts™

    1  Page

  9. AccuSim II

    2  Pages

  10. PADS Suites

    3  Pages

  11. Nucleus

    2  Pages

  12. Capital Logic

    2  Pages

  13. Atmel SAM9263

    2  Pages

  14. RC340

    2  Pages

  15. RC250

    2  Pages

  16. Questa ADMS

    7  Pages

  17. ADiT

    2  Pages

  18. Calibre nmDRC

    4  Pages

  19. Calibre xL

    2  Pages

  20. floefd

    12  Pages

  21. flotherm

    8  Pages

  22. flovent

    12  Pages

  23. ces-ds

    2  Pages

  24. Calibre xRC

    3  Pages

  25. Volcano? VSA

    2  Pages

  26. TransBridge

    2  Pages

  27. TransOVM

    2  Pages

  28. TranSACT

    2  Pages

  29. TransCable

    2  Pages

  30. TransDesign

    6  Pages

  31. Inflexion UI

    2  Pages

  32. ReadyStart?

    2  Pages

  33. Nucleus RTOS

    2  Pages

  34. HDL Designer

    2  Pages

  35. ReqTracer

    2  Pages

  36. Calibre LFD

    3  Pages

  37. Calibre nmLVS

    3  Pages

  38. Calibre RVE

    3  Pages

  39. ICanalyst

    4  Pages

  40. Olympus-SoC

    5  Pages

  41. Oasys-RTL

    3  Pages

  42. Tessent IJTAG

    2  Pages

  43. Calibre LFD

    3  Pages

  44. Vista

    4  Pages

*Prices are pre-tax. They exclude delivery charges and customs duties and do not include additional charges for installation or activation options. Prices are indicative only and may vary by country, with changes to the cost of raw materials and exchange rates.