Catalog excerpts
HyperLynx PI Power Delivery Network (PDN) Design Benefits • Automated workflows with HyperLynx’s industry-renowned ease of use Overview Every modern electronic design includes a Power Distribution Network (PDN) with two critical and equally important • Works with all major PCB layout and routing applications • Analyze voltage drop due to supply plane copper losses • Identify areas of excessive current density in layout • Supply stable power to components from DC to ~150 MHz • Provide controlled return paths for high-speed signals When a PDN fails to meet these goals, the design can fail to operate at intended performance levels, or even worse, fail intermittently and unpredictably. Poorly designed PDNs can create current and thermal stresses that exceed physical material limits, causing the PCB or ICs to burn out prematurely. At low (DC) frequencies, resistive losses affect how much current can be supplied to components without excessive drop in supply voltage. Cutouts and voids in power planes increase this effect. Above ~1 MHz (AC), power plane and component pin inductances come into play, limiting how much current can be delivered at these frequencies. Decoupling capacitors provide local reservoirs of charge, but mounting inductances and proximity limit their • Predict temperature rise with PI/thermal co-simulation • Analyze power distribution impedance at power supply connections to critical ICs • Accurate modeling of plane structures for power delivery and noise propagation • Rapidly explore different stackups, capacitor selections, placements, mounting schemes for their effect on design margins • Optional PDN Decoupling Optimizer automatically identifies best values & locations for decoupling capacitors HyperLynx PI provides both pre- and post-layout analysis of both DC and AC Power Delivery Network (PDN) behavior. HyperLynx PI lets you maximize design performance and reliability while minimizing both component and manufacturing costs
Open the catalog to page 1HyperLynx PI Power Delivery Network (PDN) Design effectiveness. Designing a PDN that meets DC and AC performance requirements is a complex balancing act that requires trading off multiple factors. The use of multiple supply voltages, large dynamic currents, reduced layer counts, increased operating frequencies and smaller noise margins all combine to make good PDN design an exceedingly difficult task. Hardware engineers, PCB designers, and signal integrity specialists alike can use HyperLynx PI to predict PDN performance quickly, without requiring weeks of training. HyperLynx PI identifies...
Open the catalog to page 2Pre-Route / What-If Analysis PDN design isn’t complete until the entire board is routed and all DC/AC power requirements are met. HyperLynx PI can be used to perform post-layout power-integrity analysis as soon as critical ICs are placed. When issues arise, possible solutions can be prototyped and evaluated directly in HyperLynx PI without requiring changes to the actual PCB layout (and without requiring changes from the PCB layout designer). HyperLynx PI exports PCB geometries into LineSim for “what-if” analysis. Add or remove copper, change the design stackup, add or remove decoupling...
Open the catalog to page 3All SIEMENS EDA catalogs and technical brochures
-
Calibre nmDRC
4 Pages
Archived catalogs
-
Tessent Connect
3 Pages
-
Calibre LFD
3 Pages
-
Vista Virtual Prototyping
4 Pages
-
Vista Architect
4 Pages
-
Tessent IJTAG
2 Pages
-
Calibre® MPCpro
2 Pages
-
LeonardoSpectrum
4 Pages
-
Oasys-RTL
3 Pages
-
Olympus-SoC
5 Pages
-
ICanalyst
4 Pages
-
Calibre RVE
3 Pages
-
Calibre nmLVS
3 Pages
-
Calibre LFD
3 Pages
-
Tanner L-Edit IC Layout
4 Pages
-
Tanner Designer
2 Pages
-
Tanner Waveform Viewer
2 Pages
-
Tanner T-Spice Simulation
2 Pages
-
ReqTracer
2 Pages
-
LeonardoSpectrum™
4 Pages
-
HDL Designer
2 Pages
-
Nucleus RTOS
2 Pages
-
Calibre ® MPCpro
2 Pages
-
Calibre OPC and PSM
6 Pages
-
Multicore Framework
2 Pages
-
Volcano VSTAR Ethernet
2 Pages
-
Volcano VSTAR AUTOSAR
2 Pages
-
CAT/TransCable
2 Pages
-
ReadyStart?
2 Pages
-
Inflexion UI
2 Pages
-
TransDesign
6 Pages
-
TransCable
2 Pages
-
TranSACT
2 Pages
-
TransOVM
2 Pages
-
TransBridge
2 Pages
-
Calibre xACT 3D
2 Pages
-
Volcano? VSA
2 Pages
-
Calibre xRC
3 Pages
-
Calibre xRC-CB
2 Pages
-
ces-ds
2 Pages
-
VolcanoBootloader
2 Pages
-
flovent
12 Pages
-
flotherm
8 Pages
-
floefd
12 Pages
-
Calibre DESIGNrev
2 Pages
-
Calibre xL
2 Pages
-
Calibre nmDRC
4 Pages
-
ADiT
2 Pages
-
Calibre RealTime
2 Pages
-
Questa ADMS
7 Pages
-
iSolve DigIQ Interface
2 Pages
-
Questa® Codelink Turbo
3 Pages
-
RC250
2 Pages
-
RC340
2 Pages
-
Atmel SAM9263
2 Pages
-
Sourcery Analyzer
2 Pages
-
Capital Migration Services
2 Pages
-
Capital Harness MPM
2 Pages
-
Vista
4 Pages
-
Capital ModularXC
2 Pages
-
Capital HarnessXC
2 Pages
-
Capital Integrator
2 Pages
-
Capital Logic
2 Pages
-
Volcano Bootloader
2 Pages
-
Calibre® OPCverify™
2 Pages
-
Nucleus
2 Pages
-
Mentor Embedded Linux
10 Pages
-
PADS AutoRouter
4 Pages
-
Board Station XE (BSXE
9 Pages
-
Board Architect
2 Pages
-
PADS Suites
3 Pages
-
AccuSim II
2 Pages
-
AccuParts™
1 Pages
-
FloVENT
12 Pages
-
FloTHERM PCB
2 Pages
-
FloTHERM® IC
2 Pages
-
Calibre OPCverify
2 Pages
-
Olympus-SoC
2 Pages
-
Catapult C Synthesis
4 Pages
-
NUCLEUS RTOS SOLUTIONS
2 Pages
-
EDGE Developer Suite
2 Pages
-
MAJIC JTAG Probe
3 Pages
-
Mentor Embedded Inflexion UI
2 Pages
-
CHS
4 Pages
-
VeSys
2 Pages
-
TransLayout™
2 Pages
-
PCB Systems Board Station XE
4 Pages
-
Mechanical Analysis FloEFD
7 Pages
-
Calibre nmOPC
2 Pages