Catalog excerpts
FPGA Design Creation D A T A S H E E T FEATURES AND BENEFITS: ■■ Ensures a structured FPGA/ASIC design flow ■■ Delivers a flexible environment for upstream and downstream tools and processes ■■ Reduces design creation time through automation and also code and diagram generation ■■ Supports consistent RTL coding through flexible design checking ■■ Assures SW- and HW-addressable register consistency ■■ Greatly aids design reuse HDL Designer is a powerful HDL-based environment used by individual engineers and engineering teams worldwide to analyze, create and manage complex FPGA and ASIC designs. ■■ Enables rapid and easy documentation with visualization and HTML snapshots ■■ Helps meet safety standards compliance mandates Overview HDL Designer is a powerful HDL-based environment which delivers new approaches to design today’s most complex FPGAs and ASICs. HDL Designer is used worldwide by individual engineers and engineering teams to create, analyze and manage the design of these amazing devices. HDL Designer accelerates the productivity and predictability of the project by automating many flows and tasks. Automated rule checking, register generation and documentation and the powerful text, tabular and graphical creation editors save incredible amounts of engineering time and can minimize manually introduced errors. Tool integration and version management of the entire project help keep the team, tools and design process structured, but is still flexible enough through an API to augment existing design flows. Through this automation and project management, the overall quality of the project and resulting chip is improved and project risk greatly reduced. By using HDL Designer, savings and cost avoidance can be recognized immediately through this automation and will continue with future projects through better design reuse, consistency of coding and improved documentation. For safety- and mission-critical projects, HDL Designer’s design checking, version management, register generation and documentation support adherence to regulatory compliance mandates such as DO-254 and ISO 26262. Project Management and Team-based Design HDL Designer tackles the design management problem by automating and simplifying project and team management throughout the design flow. HDL Designer provides the designer and design team with interfaces to other design tools within the flow including ReqTracer, Questa/ModelSim, Precision, and FPGA vendor and other EDA tools for automated compilation, simulation, invoke and interactive debug. To ensure consistency, teams use the same preferences, tools, tool versions, coding templates and tasks to automate repetitive flows. The flexible project import and API enable HDL Designer to easily fit into existing design processes and to build custom design flows.
Open the catalog to page 1The simplified version management systems interface manages all design project related data for an individual or team of engineers. HDL Designer supports Subversion, IBM® ClearCase, CVS, RCS, Dassault® DesignSync, CliosSoft Documentation of the complete project is easily created via OLE, print and graphics export. Project snapshots in HTML reduce design review preparation time creation effort. Automated Design Rule Checking Automated design checking reduces project code review effort, design flaws early in the development cycle—before simulation, synthesis and production—where it is less...
Open the catalog to page 2All SIEMENS EDA catalogs and technical brochures
-
Calibre nmDRC
4 Pages
Archived catalogs
-
Tessent Connect
3 Pages
-
Calibre LFD
3 Pages
-
Vista Virtual Prototyping
4 Pages
-
Vista Architect
4 Pages
-
Tessent IJTAG
2 Pages
-
Calibre® MPCpro
2 Pages
-
LeonardoSpectrum
4 Pages
-
Oasys-RTL
3 Pages
-
Olympus-SoC
5 Pages
-
ICanalyst
4 Pages
-
Calibre RVE
3 Pages
-
Calibre nmLVS
3 Pages
-
Calibre LFD
3 Pages
-
Tanner L-Edit IC Layout
4 Pages
-
Tanner Designer
2 Pages
-
Tanner Waveform Viewer
2 Pages
-
Tanner T-Spice Simulation
2 Pages
-
ReqTracer
2 Pages
-
LeonardoSpectrum™
4 Pages
-
Nucleus RTOS
2 Pages
-
Calibre ® MPCpro
2 Pages
-
Calibre OPC and PSM
6 Pages
-
Multicore Framework
2 Pages
-
Volcano VSTAR Ethernet
2 Pages
-
Volcano VSTAR AUTOSAR
2 Pages
-
CAT/TransCable
2 Pages
-
ReadyStart?
2 Pages
-
Inflexion UI
2 Pages
-
TransDesign
6 Pages
-
TransCable
2 Pages
-
TranSACT
2 Pages
-
TransOVM
2 Pages
-
TransBridge
2 Pages
-
Calibre xACT 3D
2 Pages
-
Volcano? VSA
2 Pages
-
Calibre xRC
3 Pages
-
Calibre xRC-CB
2 Pages
-
ces-ds
2 Pages
-
VolcanoBootloader
2 Pages
-
flovent
12 Pages
-
flotherm
8 Pages
-
floefd
12 Pages
-
Calibre DESIGNrev
2 Pages
-
Calibre xL
2 Pages
-
Calibre nmDRC
4 Pages
-
ADiT
2 Pages
-
Calibre RealTime
2 Pages
-
Questa ADMS
7 Pages
-
iSolve DigIQ Interface
2 Pages
-
Questa® Codelink Turbo
3 Pages
-
RC250
2 Pages
-
RC340
2 Pages
-
Atmel SAM9263
2 Pages
-
Sourcery Analyzer
2 Pages
-
Capital Migration Services
2 Pages
-
Capital Harness MPM
2 Pages
-
Vista
4 Pages
-
Capital ModularXC
2 Pages
-
Capital HarnessXC
2 Pages
-
Capital Integrator
2 Pages
-
Capital Logic
2 Pages
-
Volcano Bootloader
2 Pages
-
Calibre® OPCverify™
2 Pages
-
Nucleus
2 Pages
-
Mentor Embedded Linux
10 Pages
-
PADS AutoRouter
4 Pages
-
Board Station XE (BSXE
9 Pages
-
Board Architect
2 Pages
-
PADS Suites
3 Pages
-
AccuSim II
2 Pages
-
AccuParts™
1 Pages
-
FloVENT
12 Pages
-
FloTHERM PCB
2 Pages
-
FloTHERM® IC
2 Pages
-
Calibre OPCverify
2 Pages
-
Olympus-SoC
2 Pages
-
Catapult C Synthesis
4 Pages
-
NUCLEUS RTOS SOLUTIONS
2 Pages
-
EDGE Developer Suite
2 Pages
-
MAJIC JTAG Probe
3 Pages
-
Mentor Embedded Inflexion UI
2 Pages
-
CHS
4 Pages
-
VeSys
2 Pages
-
TransLayout™
2 Pages
-
PCB Systems Board Station XE
4 Pages
-
Mechanical Analysis FloEFD
7 Pages
-
Calibre nmOPC
2 Pages