Calibre nmLVS
3Pages

{{requestButtons}}

Catalog excerpts

Calibre nmLVS - 1

Physical Verification Calibre nmLVS Benefits of Ownership • Market Leadership — Calibre nmLVS continues to lead the market. Preferred by engineers and management for its proven performance, capacity, reliability and debug ease-of-use. Calibre® nmLVS is two to three times faster than traditional layout vs. schematic processes. Calibre nmLVS — the Next Generation in Circuit Verification Calibre® nmLVS, the market-leading layout vs. schematic physical verification tool, is tightly linked with both Calibre nmDRC and Calibre xRC to deliver production-proven device extraction for both physical verification and parasitic extraction. Calibre nmLVS performs a vital function as a member of a complete IC verification tool suite by providing device and connectivity comparisons between the IC layout and the schematic. Calibre’s hierarchical processing engine runs Calibre nmLVS, supplying data for modifying the IC design to achieve superior functionality and reliability. Calibre nmLVS enables accurate circuit verification because it is able to measure actual device geometries on a full-chip for a complete accounting of physical parameters. These precise device parameters supply the information for back-annotation to the source schematic and the comprehensive data for running simulations. In addition to working with Calibre xRC, Calibre nmLVS can also be used with third party parasitic extraction tools. Calibre’s ability to interactively verify and make corrections in an existing design framework, without being constrained by proprietary tools or flows, dramatically reduces iteration runtime and error debugging. This robust and easy-to-use integration enables designers to use Calibre as a single platform for cell/block and full-chip verification, as well as parasitic extraction. Faster Cycle Time Improved extraction for advanced stress parameters (especially at 45 nm and below), electrical rule checking capability, comparison that now takes only minutes, and an improved, easy to use debugging environment reduces the overall time spent in LVS. The ability to use hierarchical design and hardware scaling further reduces your verification time. • Best-in-Class Accuracy — Device recognition accuracy is crucial for tape-out success. Calibre nmLVS delivers the trusted device recognition accuracy and timely execution required for world-class silicon delivery. • Fast Runtime — Automated proprietary hierarchical and logic injection technologies provide virtually unlimited design scope with fast runtimes. Multi-threaded and distributed CPU processing capabilities ensure future proof scaling on your hardware. • Flexibility — Calibre nmLVS is ideally suited for processing any size job requiring intricate device parameter extraction, whether it’s an analog/RF design or a multimillion gate IC. • Reliability — With thousands of users, Calibre nmLVS sets the standard for reliability and predictability in all operations. • Design Debugging and Ease-ofUse — Calibre nmLVS provides an intuitive and easy-to-use integrated design verification debugging environment to help

Open the catalog to page 1
Calibre nmLVS - 2

Complete LVS Verification Solution from 130 to 45 nm Calibre nmLVS provides best-in-class device recognition and parameter extraction for source netlist comparison, and its robust and easy-to-use integration lets you insert Calibre nmLVS into your design flow, allowing you to use Calibre as a single platform for cell/block and full-chip verification. Customers who are designing at the cutting edge of 45 nm can use Calibre to extract all the new advanced stress parameters that are required to do accurate modeling at that process node. At 45 nm, extracting advanced stress parameters, applying...

Open the catalog to page 2
Calibre nmLVS - 3

can simplify the repeated devices and “inject” a level of hierarchy it then uses during the comparison process. Hardware Scaling Calibre nmLVS also enables MT, MTFlex, and Hyperscaling to maximize hardware and software resource use. Multiple technologies that can scale for efficient and effective use of your hardware and allow for growth is one of the many benefits of the Calibre platform. Calibre: The Gold Standard Foundries and integrated device manufacturers (IDMs) have proven the excellence of Calibre nmLVS through their unprecedented support of Calibre’s device extraction, comparison,...

Open the catalog to page 3

All SIEMENS EDA catalogs and technical brochures

Archived catalogs

  1. Calibre LFD

    3 Pages

  2. Oasys-RTL

    3 Pages

  3. Olympus-SoC

    5 Pages

  4. ICanalyst

    4 Pages

  5. Calibre RVE

    3 Pages

  6. Calibre LFD

    3 Pages

  7. ReqTracer

    2 Pages

  8. HDL Designer

    2 Pages

  9. Nucleus RTOS

    2 Pages

  10. ReadyStart?

    2 Pages

  11. Inflexion UI

    2 Pages

  12. TransDesign

    6 Pages

  13. TransCable

    2 Pages

  14. TranSACT

    2 Pages

  15. TransOVM

    2 Pages

  16. TransBridge

    2 Pages

  17. Volcano? VSA

    2 Pages

  18. Calibre xRC

    3 Pages

  19. ces-ds

    2 Pages

  20. flovent

    12 Pages

  21. flotherm

    8 Pages

  22. floefd

    12 Pages

  23. Calibre xL

    2 Pages

  24. ADiT

    2 Pages

  25. Questa ADMS

    7 Pages

  26. RC250

    2 Pages

  27. RC340

    2 Pages

  28. Vista

    4 Pages

  29. Nucleus

    2 Pages

  30. PADS Suites

    3 Pages

  31. AccuSim II

    2 Pages

  32. AccuParts™

    1 Pages

  33. FloVENT

    12 Pages

  34. FloTHERM PCB

    2 Pages

  35. Olympus-SoC

    2 Pages

  36. CHS

    4 Pages

  37. VeSys

    2 Pages