Catalog excerpts
Fast, Flexible, and Robust Chip Finishing Physical Verification Calibre DESIGNrev D A T A S H E E T BENEFITS: ■■ Complete chip finishing platform ■■ Lightning-fast and easily customizable chip assembly process ■■ Accurate, fast debugging for the most complex designs ■■ Tight integration with the Calibre platform provides a full range of signoff-quality verification features ■■ Rapid layout review handles the largest files with ease CCalibre DESIGNrev’s robust and flexible chip finishing and review capabilities let users speed through full-chip design completions and tape-outs for even the largest GDSII/OASIS files with Calibre confidence. ■■ Fast and easy navigation for viewing/zooming/panning layouts Fast and Flexible Chip Finishing Platform ■■ Express drawing engine Calibre® DESIGNrev loads and displays the largest layouts on a typical engineering workstation in seconds. The incremental loading capability provides a scalable solution that is less dependent on I/O, and more efficient for multi-site collaboration. Calibre DESIGNrev also provides an extensive set of debugging features, including net extraction and visualization, overlay, and editing. Users can directly manipulate native GDSII/OASIS database objects such as cells, instances, polygons, edges and text. Calibre DESIGNrev’s net extraction and editing features provides easier setup and migration between process nodes for CAD engineers, as well as accurate, easy-to-use net visualization. Its extensive capabilities, combined with its user-friendly design, make Calibre DESIGNrev the high-performance tool for fast, accurate, and efficient chip tapeout preparation. The express drawing engine provides fast and easy navigation, enabling rapid viewing/zooming/panning of layouts, as well as layer visibility. ■■ Instant pan and zoom ■■ Loads massive files in seconds on typical workstations ■■ Fast, flexible overlay and compare functionality ■■ Fast layout viewer integrated with lithography simulators and editors supports GDSII and fracture formats ■■ Extensive batch and interactive editing ■■ Calibre WORKbench TCL/TK API ■■ Support for GDSII, OASIS and Gzipped layouts ■■ Emphasize selected layers while other chip structures remain visible Emphasize selected layer for point inspection. Calibre DESIGNrev effectively manages the most challenging chip assemblies with its ability to process massive databases in very short runtimes while using a small memory footprint. w w w. m e nto r. co m ■■ Extremely fast database merge with minimal memory ■■ Full range of advanced debugging capabilities Express Drawing Engine Lightning-Fast Chip Assembly FEATURES: ■■ Fast database format converter and optimizer ■■ Direct read OpenAccess, Milkyway, and LEF/DEF
Open the catalog to page 1Clip layout to load, view, and save hotspots as needed. ■ Merge 10Gb of data in as little as 10 minutes ■ Supports GDSII, OASIS, and Gzipped layouts ■ Agile modes enable one-pass merging for even the most complicated tasks Unlimited Capacity with Incremental Loading Calibre DESIGNrev's incremental loading capabilities ensure the most efficient and effective use of resources. ■ Unlimited capacity allows users to load multi-Tb ■ Shared cache file efficient because less data is ■ Load, review and manage polygons and hotspots as needed Flexible Chip Review with Overlay Calibre DESIGNrev allows...
Open the catalog to page 2All SIEMENS EDA catalogs and technical brochures
-
Calibre nmDRC
4 Pages
Archived catalogs
-
Tessent Connect
3 Pages
-
Calibre LFD
3 Pages
-
Vista Virtual Prototyping
4 Pages
-
Vista Architect
4 Pages
-
Tessent IJTAG
2 Pages
-
Calibre® MPCpro
2 Pages
-
LeonardoSpectrum
4 Pages
-
Oasys-RTL
3 Pages
-
Olympus-SoC
5 Pages
-
ICanalyst
4 Pages
-
Calibre RVE
3 Pages
-
Calibre nmLVS
3 Pages
-
Calibre LFD
3 Pages
-
Tanner L-Edit IC Layout
4 Pages
-
Tanner Designer
2 Pages
-
Tanner Waveform Viewer
2 Pages
-
Tanner T-Spice Simulation
2 Pages
-
ReqTracer
2 Pages
-
LeonardoSpectrum™
4 Pages
-
HDL Designer
2 Pages
-
Nucleus RTOS
2 Pages
-
Calibre ® MPCpro
2 Pages
-
Calibre OPC and PSM
6 Pages
-
Multicore Framework
2 Pages
-
Volcano VSTAR Ethernet
2 Pages
-
Volcano VSTAR AUTOSAR
2 Pages
-
CAT/TransCable
2 Pages
-
ReadyStart?
2 Pages
-
Inflexion UI
2 Pages
-
TransDesign
6 Pages
-
TransCable
2 Pages
-
TranSACT
2 Pages
-
TransOVM
2 Pages
-
TransBridge
2 Pages
-
Calibre xACT 3D
2 Pages
-
Volcano? VSA
2 Pages
-
Calibre xRC
3 Pages
-
Calibre xRC-CB
2 Pages
-
ces-ds
2 Pages
-
VolcanoBootloader
2 Pages
-
flovent
12 Pages
-
flotherm
8 Pages
-
floefd
12 Pages
-
Calibre xL
2 Pages
-
Calibre nmDRC
4 Pages
-
ADiT
2 Pages
-
Calibre RealTime
2 Pages
-
Questa ADMS
7 Pages
-
iSolve DigIQ Interface
2 Pages
-
Questa® Codelink Turbo
3 Pages
-
RC250
2 Pages
-
RC340
2 Pages
-
Atmel SAM9263
2 Pages
-
Sourcery Analyzer
2 Pages
-
Capital Migration Services
2 Pages
-
Capital Harness MPM
2 Pages
-
Vista
4 Pages
-
Capital ModularXC
2 Pages
-
Capital HarnessXC
2 Pages
-
Capital Integrator
2 Pages
-
Capital Logic
2 Pages
-
Volcano Bootloader
2 Pages
-
Calibre® OPCverify™
2 Pages
-
Nucleus
2 Pages
-
Mentor Embedded Linux
10 Pages
-
PADS AutoRouter
4 Pages
-
Board Station XE (BSXE
9 Pages
-
Board Architect
2 Pages
-
PADS Suites
3 Pages
-
AccuSim II
2 Pages
-
AccuParts™
1 Pages
-
FloVENT
12 Pages
-
FloTHERM PCB
2 Pages
-
FloTHERM® IC
2 Pages
-
Calibre OPCverify
2 Pages
-
Olympus-SoC
2 Pages
-
Catapult C Synthesis
4 Pages
-
NUCLEUS RTOS SOLUTIONS
2 Pages
-
EDGE Developer Suite
2 Pages
-
MAJIC JTAG Probe
3 Pages
-
Mentor Embedded Inflexion UI
2 Pages
-
CHS
4 Pages
-
VeSys
2 Pages
-
TransLayout™
2 Pages
-
PCB Systems Board Station XE
4 Pages
-
Mechanical Analysis FloEFD
7 Pages
-
Calibre nmOPC
2 Pages