*mydirectindustry

LT6911C

1 / 21 PagesView full catalog

LT6911C

Product catalog summary

Features

HDMI 1.4 Receiver: Supports TMDS data rates up to 3.4Gbps per channel, compliant with HDMI 1.4 and HDCP 1.4, featuring adaptive receiver equalization.
Dual-mode DisplayPort Receiver: Compliant with DisplayPort Dual-mode spec 1.1, supports 4K30Hz HDMI, with adaptive receiver equalization and integrated termination resistors.
MIPI DSI/CSI Transmitter: Compliant with multiple standards, supports 1 to 4 data lanes per port with data rates from 80Mbps to 1.5Gbps per lane.
LVDS Transmitter: Compatible with VESA and JEIDA standards, supports up to 1.2Gbps/lane and 6-bit/8-bit color depths.
Miscellaneous: Operates on 3.3V/1.2V, supports SPDIF and 2-channel IIS audio, includes an integrated microprocessor.

General Description

The LT6911C is a high-performance chip for HDMI 1.4/DP++ to MIPI DSI/CSI/LVDS conversion, ideal for VR, smartphones, and display applications.

Applications

Mobile systems
Displays
Virtual Reality (VR)

Ordering Information

Available in a QFN64 package, operating temperature range from -40°C to +85°C, packed in trays of 2600 pieces.

Revision History

Includes updates to pin and package information, feature enhancements, and power consumption details.

Pinning Information

Details pin configuration and descriptions for power supply, data channel inputs, and outputs.

Specifications

Absolute Maximum Conditions: Lists maximum voltage and temperature ratings.
Normal Operating Conditions: Specifies typical operating voltages and temperature ranges.
DC Characteristics: Details voltage levels and impedance for interfaces.
AC Characteristics: Provides timing and jitter specifications.

1. Introduction
The datasheet provides specifications and guidelines for the LT6911C mixed-signal product.

2. MIPI LP Line TX AC Specifications
Outlines AC specifications for MIPI LP Line TX, including rise/fall time and slew rate under various load conditions.

Single-ended output rise/fall time with a load capacitance of less than 70pF is 25 ns.
Slew rate varies with load capacitance, from 500 mV/ns at 0 pF to 150 mV/ns at 70 pF.

3. LVDS Transmitter AC Specifications
Includes clock duty cycle, intra-pair skew, inter-pair skew, and Vod rise and fall times.

Clock duty cycle: 45% to 55%.
Intra-pair skew: 50 ps; inter-pair skew: 100 ps.
Vod rise and fall times: 300 ps to 500 ps.

4. Power Consumption
Details power consumption for different resolutions and output types.

MIPI Output: 94 mA at 3.3V and 460 mA at 1.2V for 4Kx2K@30Hz.
LVDS Output: 149 mA at 3.3V and 414 mA at 1.2V for 4Kx2K@30Hz.

5. Power-up and Reset Sequence
Includes a figure illustrating the power-up and reset sequence.

6. Package Information
Available in a 64-lead QFN package with an ePad that must be soldered to the PCB, connecting only to ground.

7. Legal and Trademark Information
Proprietary to Lontium Semiconductor, with restrictions on use and distribution. Trademarks include Lontium™, 龙迅™, and ClearEdge™.

Catalog excerpts

LONTIUM SEMICONDUCTOR CORPORATION ClearEdge Technology LT6911C HDMI1.4/DP++ to Dual-port MIPI DSI/CSI/LVDS with Audio Datasheet We produce mixed-signal products for a better digital world!

Open the catalog to page 1

■ Compliant with the HDM11.4 specification with TMDS data rates up to 3.4Gbps per channel ■ Adaptive receiver equalization for PCB, cable and connector losses • Dual-mode DispalyPort Receiver ■ Compliant with DisplayPort Dual-mode spec 1.1(DP++)with 4K30Hz HDMI support ■ Adaptive receiver equalization to compensate PCB and/or connector losses ■ Integrated 500 termination resistors for AC coupled differential inputs ■ Low Intra-pair and I nter-pair skews ■ Support DisplayPort all 4 levels of output • Single/Dual-Port MIPI® DSI/CSIT ransmitter ■ 1 Clock Lane, and 1 ~4 Configurable Data Lanes per...

Open the catalog to page 2

Figure 3.1 Application Diagrams 4. Ordering Information Table 4.1 Ordering Information Part Number Operating Temperature Range Packing Method We produce mixed-signal products for a better digital world!

Open the catalog to page 3

We produce mixed-signal products for a better digital world!

Open the catalog to page 4

We produce mixed-signal products for a better digital world!

Open the catalog to page 5

6. Pinning Information 6.1 Pin Configuration Figure 6.1.1 LT6911C (QFN64) Pin Assignment (Top View) We produce mixed-signal products for a better digital world!

Open the catalog to page 6

7. Function Description 7.1 Function Block Diagram Figure 7.1.1 Function Block Diagram We produce mixed-signal products for a better digital world!

Open the catalog to page 11

8.1 Absolute Maximum Conditions Table 8.1.1 Absolute Maximum Conditions

Open the catalog to page 12

When only VCC33 active, the I2C bus(CSDA/CSCL) follow the voltage of the pin SLEEP 33 Note: In order to avoid the I2C error (3), you can select the second reset sequence(2). Figure 8.6.1 Power-up and Reset Sequence

Open the catalog to page 15

9. Package Information The LT6911C is packaged in a 64-lead QFN package with ePad. The ePad needs to be soldered to the PCB. The information in the following paragraphs is provided for applications which solder the ePad to the PCB. The ePad must not be electrically connected to any other voltage level except ground (GND). A clearance of at least 0.25mm should be designed on the PCB between the edge of the ePad and the inner edges of the lead pads to avoid any electrical shorts. 9.1 Package Dimensions Figure 9.1.1 is the package dimensions for the date code beginning with GT. Figure 9.1.2 is the...

Open the catalog to page 16

JUUUUUUUUUUUUIJU ISE=lcl SEATING PLANE SIDE VIEW TOTAL THICKNESS LEAD WIDTH BODY SIZE LEAD PITCH LEAD LENGTH 2X0PLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD: 3, BAN TO USE THE LEVEL 1 ENVIRONMENT—RELATED SUBSTANCES OF JCET PRESCRIBING; BOTTOM VIEW Figure 9.1.2 Package Dimensions (JC)

Open the catalog to page 17

We produce mixed-signal products for a better digital world!

Open the catalog to page 18

STACKING DETAIL TRAY STACKING DETAIL SECTION “B-Bm Vmzs/t) SUP LOCK DETAIL VACUUM CELL (scx&a/j) (SCALES/!) S£ ■ JH)EC PACKING TRAY FOR QFN 7iX75X0.75mm(X7M) 9K: 46-00007-021 We produce mixed-signal products for a better digital world! 19

Open the catalog to page 19

Figure 9.2.1 Packing Dimensions We produce mixed-signal products for a better digital world!

Open the catalog to page 20

Copyright © 2017-2022 Lontium Semiconductor Corporation, All rights reserved. Lontium Semiconductor Proprietary & Confidential This document and the information it contains belong to Lontium Semiconductor. Any review, use, dissemination, distribution or copying of this document or its information outside the scope of a signed agreement with Lontium is strictly prohibited. LONTIUM DISCLAIMS ALL WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING THOSE OF NONINFRINGEMENT, MERCHANTABILITY, TITLE AND FITNESS FOR A PARTICULAR PURPOSE. CUSTOMERS EXPRESSLY ASSUME THEIR OWN RISH IN RELYING ON THIS DOCUMENT....

Open the catalog to page 21

LT6911C

LT6911C

Catalog excerpts

All NEWHAVEN DISPLAY INTERNATIONAL catalogs and technical brochures