Catalogs >
ADI >
LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT
20Pages

Catalog excerpts

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 1

LTC2312-14 14-Bit, 500ksps Serial Sampling ADC in TSOT Features n n n n n n n 500ksps Throughput Rate No Cycle Latency Guaranteed 14-Bit No Missing Codes Single 3V or 5V Supply Low Noise: 77.5dB SNR Low Power: 9mW at 500ksps and 3V Supply Low Drift (20ppm/°C Maximum) 2.048V or 4.096V Internal Reference Sleep Mode with < 1µA Typical Supply Current Nap Mode with Quick Wake-Up < 1 Conversion Separate 1.8V to 5V Digital I/O Supply High Speed SPI-Compatible Serial I/O Guaranteed Operation from –40°C to 125°C 8-Lead TSOT-23 Package Communication Systems High Speed Data Acquisition Handheld Terminal Interface Medical Imaging Uninterrupted Power Supplies Battery Operated Systems Automotive The LTC®2312-14 is a 14-bit, 500ksps, serial sampling A/D converter that draws only 3.2mA from a single 3V or 5V supply. The LTC2312-14 contains an integrated low drift reference and reference buffer providing a low cost, high performance (20ppm/°C maximum) and space saving solution. The LTC2312-14 achieves outstanding AC performance of 77dB SINAD and –85dB THD while sampling at 500ksps. The extremely high sample rate-topower ratio makes the LTC2312-14 ideal for compact, low power, high speed systems. The supply current decreases at lower sampling rates as the device automatically enters nap mode after conversions. The LTC2312-14 has a high speed SPI-compatible serial interface that supports 1.8V, 2.5V, 3V and 5V logic. The fast 500ksps throughput with no-cycle latency makes the LTC2312-14 ideally suited for a wide variety of high speed applications. Complete 14-/12-Bit Pin-Compatible SAR ADC Family 500ksps L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Typical Application 5V Supply, Internal Reference, 500ksps, 14-Bit Sampling ADC 2.2µF SERIAL DATA LINK TO ASIC, PLD, MPU, DSP OR SHIFT REGISTERS DIGITAL OUTPUT SUPPLY 1.8V TO 5V AMPLITUDE (dBFS)

Open the catalog to page 1

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 2

LTC2312-14 Absolute Maximum Ratings TS8 PACKAGE 8-LEAD PLASTIC TSOT-23 TJMAX = 150°C, θJA = 195°C/W Order Information Lead Free Finish TAPE AND REEL (MINI) PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE LTC2312HTS8-14#TRMPBF LTC2312HTS8-14#TRPBF LTFZK 8-Lead Plastic TSOT-23 TRM = 500 pieces. *Temperature grades are identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on lead based finish parts. For more information on lead free part marking, go to:...

Open the catalog to page 2

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 3

The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 4) SYMBOL PARAMETER VAIN Absolute Input Range Input Voltage Range Analog Input DC Leakage Current Analog Input Capacitance Sample Mode Hold Mode Converter Characteristics The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 4) SYMBOL PARAMETER Transition Noise Integral Linearity Error Differential Linearity Error Offset Error Full-Scale Error Total Unadjusted Error Dynamic...

Open the catalog to page 3

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 4

The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 4) SYMBOL PARAMETER VREF VREF Output Voltage VREF Temperature Coefficient VREF Output Resistance Normal Operation, ILOAD = 0mA to 5mA Overdrive Condition (VREFIN ≥ VREFOUT + 50mV) VREF Line Regulation VREF 2.048V/4.096V Supply Threshold VREF 2.048V/4.096V Supply Threshold Hysteresis VREF Input Voltage Range (External Reference Input) Digital Inputs and Digital Outputs The l denotes the specifications which apply over the full operating temperature range,...

Open the catalog to page 4

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 5

The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 4) SYMBOL fSAMPLE(MAX) Maximum Sampling Frequency fSCK Shift Clock Frequency Shift Clock Period tTHROUGHPUT Minimum Throughput Time, tACQ + tCONV Conversion Time Acquisition Time Minimum CONV Pulse Width (Note 7), Valid for Nap and Sleep Modes Only SCK↑ Setup Time After CONV↓ SDO Enable Time After CONV↓ SDO Data Valid Access Time after SCK↓ SDO Data Valid Hold Time After SCK↓ SDO into Hi-Z State Time After CONV↑ CONV↑ Quiet Time After 14th SCK↓ Power-Up...

Open the catalog to page 5

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 6

LTC2312-14 Typical Performance Characteristics unless otherwise noted. Integral Nonlinearity vs Output Code Differential Nonlinearity vs Output Code THD, Harmonics vs Input Frequency (100kHz to 1.2MHz) THD, Harmonics vs Input Frequency (100kHz to 1.2MHz) –75 SNR, SINAD vs Input Frequency (100kHz to 1.2MHz) DC Histogram Near Mid-Scale (Code 8192)

Open the catalog to page 6

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 7

LTC2312-14 Typical Performance Characteristics unless otherwise noted. SNR, SINAD vs Reference Voltage fIN = 259kHz 200 SNR Reference Current vs Reference Voltage Full-Scale Error vs Temperature Offset Error vs Temperature Supply Current vs Temperature Shutdown Current vs Temperature 1 Supply Current vs Sample Rate 3.5

Open the catalog to page 7

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 8

LTC2312-14 Typical Performance Characteristics unless otherwise noted. 0.5 OUTPUT SUPPLY CURRENT (mA) Supply Current (IVDD) vs Supply Voltage (VDD) Output Supply Current (IOVDD) vs Output Supply Voltage (OVDD) Pin Functions VDD (Pin 1): Power Supply. The ranges of VDD are 2.7V to 3.6V and 4.75V to 5.25V. Bypass VDD to GND with a 2.2µF ceramic chip capacitor. REF (Pin 2): Reference Input/Output. The REF pin voltage defines the input span of the ADC, 0V to VREF. By default, REF is an output pin and produces a reference voltage VREF of either 2.048V or 4.096V depending on VDD (see Table 2)....

Open the catalog to page 8

LTC2312-12 - 12-Bit, 500ksps Serial Sampling ADC in TSOT - 9

I/O INTERFACE SUPPLY RANGE 1.8V TO 5V 1 2.5V LDO ANALOG INPUT RANGE 0V TO VREF THREE-STATE SERIAL OUTPUT PORT TIMING LOGIC ALL CAPACITORS UNLESS NOTED ARE HIGH QUALITY, CERAMIC CHIP TYPE Timing Diagrams t3 CONV SDO Figure 1. SDO Enabled After CONV↓ Figure 2. SDO Into Hi-Z After CONV↑ Figure 3. SDO Data Valid Hold After SCK↓ Figure 4. SDO Data Valid Access After SCK↓

Open the catalog to page 9