Catalog excerpts
Intel® Ethernet Controller XL710 Datasheet Networking Division (ND) Order No.: 332464-003 Revision: 2.4 October 2015
Open the catalog to page 1Legal Lines and Disclaimers No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact...
Open the catalog to page 2Front Matter — Ethernet Controller XL710 Revision History Notes Sections revised: 6.3.12.5 and 6.3.12.6 (added Combo Image Version offset information). 6.3.16.12.3 (changed Length default value to 0x10). 14.5 (SVR Board Connectivity Guidelines). 14.6.5.2 (Clock Generator Specification description and note). Table revised: Fourth Release (Intel Public). Third Release (Intel Public). Second Release (Intel Public). Initial Release (Intel Public).
Open the catalog to page 3Ethernet Controller XL710 — Front Matter This page intentionally left blank.
Open the catalog to page 4Introduction — Ethernet Controller XL710 This document describes the external architecture (including device operation, pin descriptions, register definitions, etc.) for the XL710, a dual-port 40 Gigabit Ethernet (GbE) or quad-port 10 GbE Network Interface Controller. It reflects the silicon device capability while the Intel® Ethernet Controller XL710 Feature Support Matrix reflects the features and interfaces actually supported in the NVM and software (http://www.intel.com/content/www/us/en/embedded/products/networking/xl710-ethernet-controllerfeature-matrix.html). This document is...
Open the catalog to page 5Ethernet Controller XL710 — Introduction Blade backplanes typically connect Ethernet controllers in a dual-redundant star to two separate Ethernet switches. In this configuration, the XL710 can be connected with up to 2 x 10 GbE ports per switch or 1 x 40 GbE port per switch. SMBUS/ NC-SI Flash memory 1 to 4 Optional External PHYs Two ports : 40G/10G/1G/100M operation or up to four ports : 10G/1G/100M operation Typical rack / pedestal system configuration As shown in Figure 1-3, the XL710 is also targeted for use in blade servers, where it can be deployed as a mezzanine card or LOM. The...
Open the catalog to page 6Introduction — Ethernet Controller XL710 Flash Memory SMBus NC-SI Backplane / Midplane single port KX4, KR4 operation or dual port KR or KX operation Blade Chassis Ethernet Switch single port KX4, KR4 operation or dual port KR or KX operation Blade Chassis Ethernet Switch Typical blade system dual-redundant star configuration The total throughput supported by the XL710 is 40 Gb/s, even when connected via two 40 Gb/s connections.
Open the catalog to page 7Ethernet Controller XL710 — Introduction Block diagram Figure 1-3 shows a diagram of the XL710’s block architecture. This section also provides an overview of the XL710 external interfaces and top-level internal blocks. Host Memory PF0 Objects PCIe Endpoint with SR-IOV Tx Scheduler NC-SI SMBus Embedded Mgmt Processor (EMP) Host Memory Cache (HMC) Software Definable Pins Serial Flash JTAG LEDs FCoE Engine Tx Path Tx Payload Processor Rx Filters Rx Scheduler Internal Switch with Tx & Rx Packet Buffers 2 x 40G or 4 x 10G/1G/100M MAC 2 x 40G or 4 x 10G/1G/100M PHY
Open the catalog to page 8Introduction — Ethernet Controller XL710 PCIe* with Single Root I/O Virtualization (SR-IOV) The XL710 implements a PCIe v3.0 x8 host interface, which operates at up to 8GT/s or 64 Gb/s. See Section 2.2.1 for a full pin description and Section 14.6.6 for interface timing characteristics. The XL710’s PCIe host interface implements up to 16 Physical Functions (PFs), and up to 128 Virtual Functions (VFs). More details on the XL710’s PCIe features are provided in Section 1.2. Section 12.0 describes the PCIe programming interface. Host Memory PF0 Objects PCIe Endpoint with SR-IOV Tx Scheduler...
Open the catalog to page 9Ethernet Controller XL710 — Introduction Host memory objects The XL710 operating system drivers set up a wide variety of host memory objects that are comprehended and manipulated by the XL710. All objects are set up in the context of a PCI function. This is important for at least two reasons: • Platform security. For example, many types of the XL710 host memory objects are privileged, and are only allowed to be set up in the context of a PF. For example, they are dis-allowed in the context of a Virtual Function, which operates at a lower privilege level than a PF. Reliability. If the...
Open the catalog to page 10Introduction — Ethernet Controller XL710 Ethernet Media Access Controller (MAC) and PHY The XL710 integrates four IEEE Std 802.3 compliant Ethernet MACs. MAC 0 and 1 operate at 100 Mb/s, 1GbE, 10 GbE, 40 GbE, while MACs 2 and 3 operate at 100 Mb/s, 1GbE, and 10 GbE. All XL710 MACs support transmission and reception of Jumbo frames of up to 9728 bytes, and 802.3x flow control frames or 802.3bd priority-based flow control frames. See Section 3.2.1 for details. The XL710 supports up to four active Ethernet ports. It can be configured to support different levels of Ethernet PHY integration...
Open the catalog to page 11Ethernet Controller XL710 — Introduction The XL710 transmit scheduler supports independent programming of a wide variety of controls that affect queue set behavior. Each queue set can be programmed with an independent static rate limit. Each group of queue sets assigned to a PCI function/VSI can be programmed with DCB Enhanced Transmission Selection (ETS) settings, group static rate limit, and uplink bandwidth share. The XL710 transmit scheduler also implements controls similar to those previously described for the various internal resources that comprise the XL710’s hierarchy of internal...
Open the catalog to page 12Introduction — Ethernet Controller XL710 System management The XL710 participates in system management by providing networking services to platform management controllers (also called Baseboard Management Controller - BMC). The XL710 is also accessible to these devices to be managed as any platform resource that is managed by the system. Networking services are provided through the Pass-Through (PT) functionality described in Section 10.1. Several sideband channels are provided to connect to a Management Controller (MC): • System Management Bus (SMBus) Network Controller Sideband Interface...
Open the catalog to page 13All Intel catalogs and technical brochures
-
10th Gen Intel® Core
7 Pages
-
10th Gen
8 Pages
-
nuc-celeron
4 Pages
-
Intel® NUC 8 Home Mini PC
4 Pages
-
Intel® Xeon® Scalable Platform
14 Pages
-
Intel® Xeon® Processor E3-1200 v5
130 Pages
-
Intel® Quark™ SoC X1000 Series
934 Pages
-
Intel® X99 Chipset
4 Pages
-
Intel® Desktop Board DQ67EP
4 Pages
-
Intel® Ethernet Switch FM4000
270 Pages
-
Intel® NUC Board DE3815TYBE
82 Pages
-
S2600GZ and S2600GL
245 Pages
-
i7-lga2011
314 Pages
-
c600-series
936 Pages
-
b75-express
4 Pages
-
desktop-board
4 Pages
-
3rd-gen-core-desktops
2 Pages
-
/3rd-gen-core
2 Pages
Archived catalogs
-
Intel® Ethernet Controllers
2 Pages
-
Intel® 3450 Chipset
2 Pages
-
Intel® 3000 and 3010 Chipset
4 Pages
-
Intel® X58 Express Chipset
4 Pages
-
Intel® Server Board S1200BT
8 Pages
-
Intel® Desktop Board DX58SO2
4 Pages