DDR2 SDRAM Device Operations
62Pages

DDR2 Device Operations & Timing Diagram

DDR2 Device Operations & Timing Diagram Contents 1. Functional Description 1.1 Simplified State Diagram 1.2 Basic Function & Operation of DDR2 SDRAM 1.2.1 Power up and Initialization 1.2.2 Programming the Mode and Extended Mode Registers 1.2.2.1 DDR2 SDRAM Mode Register (MR) 1.2.2.2 DDR2 SDRAM Extended Mode Register 1.2.2.3 Off-Chip Driver(OCD) Impedance Adjustment 1.2.2.4 ODT(On Die Termination) 1.3 Bank Activate Command 1.4 Read and Write Command 1.4.1 Posted CAS 1.4.2 Burst Mode Operation 1.4.3 Burst Read Command 1.4.4 Burst Write Operation 1.4.5 Write Data Mask 1.5 Precharge Operation...

DDR2 Device Operations & Timing Diagram 1. Functional Description 1.1 Simplified State Diagram Initialization Sequence CKEL OCD calibration Self Refreshing SRF CKEH CKEH Precharge Power Down CKEL Automatic Sequence Active Power Down Command Sequence CKEH CKEL Bank Active WRA WRA Writing with Autoprecharge Reading with Autoprecharge CKEL = CKE LOW, enter Power Down CKEH = CKE HIGH, exit Power Down, exit Self Refresh ACT = Activate WR(A) = Write (with Autoprecharge) RD(A) = Read (with Autoprecharge) PR(A) = Precharge (All) (E)MR = (Extended) Mode Register SRF = Enter Self Refresh REF =...

DDR2 Device Operations & Timing Diagram 1.2 Basic Function & Operation of DDR2 SDRAM Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue for a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the active command are used to select the bank and row to be accessed (BA0-BA2 select the bank; A0-A15 select the row). The address bits registered coincident with the Read or Write...

DDR2 Device Operations & Timing Diagram If OCD calibration is not used, EMR OCD Default command (A9=A8= A7=1) followed by EMR OCD Calibration Mode Exit command (A9=A8=A7=0) must be issued with other operating parameters of EMR. 13. The DDR2 SDRAM is now ready for normal operation. *1) To guarantee ODT off, VREF must be valid and a LOW level must be applied to the ODT pin. *2) Sequence 5 and 6 may be performed between 8 and 9. Initialization Sequence after Power Up tCH tCL Figure 2. Initialization sequence after power-up 1.2.2 Programming the Mode and Extended Mode Registers For application...

1.2.2.1 DDR2 SDRAM Mode Register (MR) The mode register stores the data for controlling the various operating modes of DDR2 SDRAM. It controls CAS latency, burst length, burst sequence, test mode, DLL reset, WR and various vendor specific options to make DDR2 SDRAM useful for various applications. The default value of the mode register is not defined, therefore the mode register must be programmed during initialization for proper operation. The mode register is written by asserting LOW on CS, RAS, CAS, WE, BA0 and BA1, while controlling the state of address pins A0 ~ A15. The DDR2 SDRAM...

DDR2 Device Operations & Timing Diagram 1.2.2.2 DDR2 SDRAM Extended Mode Register EMR(1) The extended mode register(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency, ODT, DQS disable, OCD program, RDQS enable. The default value of the extended mode register(1) is not defined, therefore the extended mode register(1) must be programmed during initialization for proper operation. The extended mode register(1) is written by asserting LOW on CS, RAS, CAS, WE, HIGH on BA0 and LOW on BA1, while controlling the states of address pins A0 ~ A15. The DDR2...

Address Field * 3 : When Adjust mode is issued, AL from previously set value must be applied * 4 : After setting to default, OCD mode needs to be exited by setting A9-A7 to 000. Refer to the following 1.2.2.3 section for detailed information *5. Outputs disabled - DQs, DQSs, DQSs, RDQS, RDQS. This feature is used in conjunction with DIMM IDD meaurements when IDDQ is not desired to be included. *6. If RDQS is enabled, the DM function is disabled. RDQS is active for reads and don't care for writes. *1 : BA2 and A13~A15 are reserved for future use and must be set to 0 when programming the EMR(1)

DDR2 Device Operations & Timing Diagram SK^ynix EMR(2) The extended mode register(2) controls refresh related features. The default value of the extended mode register^) is not defined, therefore the extended mode register(2) must be programmed during initialization for proper operation. The extended mode register(2) is written by asserting LOW on /CS,/RAS,/CAS,/WE, HIGH on BA1 and LOW on BAO, while controling the states of address pins A0~A15. The DDR2 SDRAM should be in all bank precharge with CKE already HIGH prior to writing into the extended mode register(2). The mode register set...

DDR2 Device Operations & Timing Diagram SK^ynix EMR(3) No function is defined in extended mode register(3). The default value of the extended mode register(3) is not defined, therefore the extended mode register(3) must be programmed during initialization for proper operation. Address Field Extended Mode Register(2) *1 :All bits in EMR(3) except BA0 and BA1 are reserved for future use and must be programmed to 0 when setting the mode register during initialization.

DDR2 Device Operations & Timing Diagram 1.2.2.3 Off-Chip Driver (OCD) Impedance Adjustment DDR2 SDRAM supports driver calibration feature and the flow chart below is an example of sequence. Every calibration mode command should be followed by “OCD calibration mode exit” before any other command being issued. All MR should be programmed before entering OCD impedance adjustment and ODT (On Die Termiantion) should be carefully controlled depending on system environment. All MR shoud be programmed before entering OCD impedance adjustment and ODT should be carefully controlled depending on...

DDR2 Device Operations & Timing Diagram Extended Mode Register for OCD impedance adjustment OCD impedance adjustment can be done using the following EMR mode. In drive mode all outputs are driven out by DDR2 SDRAM and drive of RDQS is depedent on EMR bit enabling RDQS operation. In Drive(1) mode, all DQ, DQS (and RDQS) signals are driven HIGH and all DQS signals are driven LOW. In drive(0) mode, all DQ, DQS (and RDQS) signals are driven LOW and all DQS signals are driven HIGH. In adjust mode, BL = 4 of operation code data must be used. In case of OCD calibration default, output driver...