video corpo

ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution
38Pages

{{requestButtons}}

Catalog excerpts

ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 1

CIRRUS LOGC CS2000-CP Fractional-N Clock Synthesizer & Clock Multiplier Features General Description The CS2000-CP is an extremely versatile Systemclocking device that utilizes a programmable phase lock loop. The CS2000-CP is based on a hybrid ana-log-digital PLL architecture comprised of a unique combination of a Delta-Sigma Fractional-N Frequency Synthesizer and a Digital PLL. This architecture allows for both frequency synthesis/clock gnration from a stable r驩frence clock as well as gn驩ration of a low-jitter clock relative to an external noisy synchronization clock. The design is also unique in that it can gnrale low-jitter docks relative to noisy external synchroniza驭tion docks at frequencies as low as 50 Hz. The CS2000-CP supports both PC and SPI forfull software controL The CS2000-CP is available in a 10-pin MSOP package in Commercial (~10°C to +7(TC) and Automotive (-40°C to +85*C) grades, Customer development kits are also available for device ͩvaluation. Please see "Ordering Information" on page 36 for complte dtails. ♦ Delta-Sigma Fractional-N Frequency Synthesis - G詩nrtes a Low Jitter 6 - 75 MHz Clock from an 8 - 75 MHz R颩frence Clock ♦ Clock Multiplier / Jitter Rduction - G驩nrtes a Low Jitter 6 - 75 MHz Clock from a Jittery or Intermittent 50 Hz to 30 MHz Clock Source ♦ H颮ghly Accurate PLL Multiplication Factor Maximum Error Less Than 1 PPM in High-Resolution Mode ♦ l2Cי/SPIControlPort ♦ Configurable Auxiliary Output ♦ Flexible Sourcing of R٩frence Clock - External Oscillator or Clock Source Supports Inexpensive Local Crystal ♦ Minimal Board Space Required 闗 No External Analog Loop-filter Components 3,3 V PC/SPi Software ontrol PC/SPI PLLQuIpuI_ Auxiliary Output LOCK indicaux 8 MHz to 75 MHz Low-Jitter Timlng Rǩfrence Al Fractional-N Frequency Synthesizer 6 to 75 MHZ PLL Output Ortput to InpU C*x*Rato " 50 Hz to 30 MHz Frequency Rf驩rence CXrfjXillo tnpm ClOCK RatfO CIRRUS LOGIC* Copyright © Cirrus Logic, Inc 2010 MAY 10 http://www.dmjs.com(** Heseived) DS761F2

Open the catalog to page 1
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 5

CS2000-CP 1. PIN DESCRIPTION VD GND CLKOUT AUX_OUT CLKJN 10 ~1 SDA/CDIN 2 9 SCL/CCLK 3 8 | ADO/CS 4 7 1XTI/REF CLK 5 6 XTO Pin Name # Pin Description VD 1 Digital Power (Input) - Positive power supply for the digital and anatog sections. GND 2 Ground (Input) - Ground rfrence. CLK_OUT 3 PLL Clock Output [Output) - PLL clock output. AUX_OUT 4 Auxiliary Output (Output) - This pin outputs a buffered version of one ot the input or output docks, or a status signal, depending on register configuration. CLKJN 5 Frequency R驩frence Clock Input (Input) - Clock input for the Digital PLL frequency...

Open the catalog to page 5
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 6

CS2000-CP 2. TYPICAL CONNECTION DIAGRAM V:v' Noie»; t. Rsistera raquirod for QDVrabon luf ( +3.3 V System MicroControlei VU SCUCCLK SDAi'COIN ADO/CS CS2000-CP Frequency Rf驩rence CLKJN )CTI/REF_CLK KTO CLK OUT To circuitry which requires a lowjrttcr clock 9 I I i I ♦ AUX OUT To other ciicuitry oi Mkfoconmltti GNO ^7 Low-Jrttef Timing Rfrence REF_CLK XTO Drystal i驗* XTI KTO *0 p^40pF Figure 1. Typical Connection Diagram 6 DS761F2

Open the catalog to page 6
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 7

CS2000-CP 3. CHARACTERISTICS AND SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS GND = 0 V; all voltages with respect to ground. (Note 1) Parameters Symbol Min Typ Max Units DC Power Supply VD 3.1 3.3 3.5 V Ambient Operating Temperature (Power Applied) Commercial Grade TAC -10 +70 °C Automotive Grade TAD -40 - +85 °C Notes: 1. Device functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability. ABSOLUTE MAXIMUM RATINGS GND = 0 V; all voltages with respect to ground. Parameters Symbol Min Max Units DC Power...

Open the catalog to page 7
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 8

CS2000-CP AC ELECTRICAL CHARACTERISTICS Test Conditions (unless otherwise specified): VD = 3.1 V to 3.5 V; TA = -10°C to +70°C (Commercial Grade); TA = -40°C to +85°C (Automotive Grade); CL = 15pF. Parameters Symbol Conditions Min Typ Max Units Crystal Frequency Fundamental Mode XTAL fXTAL RefClkDiv[1:0] = 10 RefClkDiv[1:0] = 01 RefClkDiv[1:0] = 00 8 16 32 14 28 50 MHz MHz MHz Reference Clock Input Frequency fREF_CLK RefClkDiv[1:0] = 10 RefClkDiv[1:0] = 01 RefClkDiv[1:0] = 00 8 16 32 14 28 56 MHz MHz MHz Reference Clock Input Duty Cycle DREF_CLK 45 55 % Internal System Clock Frequency...

Open the catalog to page 8
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 10

□RRUSLOGIC CS2000-CP CONTROL PORT SWITCHING CHARACTERISTICS- l2C FORMAT Inputs: Logic 0 = GND; Logic 1 = VD; C. = 20 pF. Parameter Symbol Min Max Unit SCL Clock Frequency - 100 kHz Bus Free-Time Belween Transmissions W 4.7 - MS Starl Condition Hold Time (pnor to firsl clock puise) thdst 4.0 - ps Clock Low Time w* 4.7 M8 Clock High Time 40 - Ms Setup Time for Repeated Starl Condition lsus( 4.7 - MS SDA Hold Time from SCL Falling (Note 12) Wj 0 ■ M8 SDA Setup Time to SCL Rising 250 - ns Rise Time of SCL and SDA tr - 1 MS Fall Time SCL and SDA *t - 300 ns Setup Time for Stop Condition 4.7 - MS...

Open the catalog to page 10
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 11

CS2000-CP CONTROL PORT SWITCHING CHARACTERISTICS - SPI FORMAT Inputs: Logic 0 = GND; Logic 1 = VD; CL = 20 pF. Parameter Symbol Min Max Unit CCLK Clock Ftequency - 6 MHz CCLK Edge to CS Falling (Note 13) W. 500 - ns CS Hkjh Time Between Transmissions tesn 1.0 - M* CS Falling to CCLK Edge tess 20 - ns CCLK Low Tirr.e »sd 66 - ns CCLK High Time tsen 66 - ns CDIN to CCLK Rising Setup Time 40 - ns CCLK Rising to DATA Hold Time (Note 14) tdh 15 - ns Rise Time of CCLK and CDIN (Note 15) 100 ns Fall Time of CCLK and CDIN (Note 15) te - 100 ns Delay frorn Suppty Voltage Stable to Control Port Ready...

Open the catalog to page 11
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - 12

CS2000-CP 4. ARCHITECTURE OVERVIEW 4.1 Delta-Sigma Fractional-N Frequency Synthesizer The core of the CS2000 is a Delta-Sigma Fractional-N Frequency Synthesizer which has very high-resolu-tion for Input/Outpul dock ratios, low phase noise, very wjde range of output frequencies and Ihe ability to quickly tune to a new frequency. In very simplistic terms, the Fractional-N Frequency Synthesizer multiplies the Timing Rfrence Clock by the value of N to g驩nrale the PLL output dock, The desired output to input dock ratio is the value of N that is applied to the delta-sigma modulator (see Figure...

Open the catalog to page 12

All Cirrus Logic catalogs and technical brochures

  1. CS5343/44

    21 Pages

  2. WM0011

    233 Pages

  3. CS4970x4

    31 Pages

  4. CS4953xx

    37 Pages

  5. WM9081

    103 Pages

  6. CS42L51

    84 Pages

  7. CS42L42

    184 Pages

  8. CS43198

    137 Pages

  9. CS43131

    156 Pages

  10. CS43130

    137 Pages

  11. CS5351

    23 Pages

  12. CS5346

    38 Pages

  13. CS5341/42

    21 Pages

  14. CS35L32

    51 Pages

  15. CS35L00/01/03

    34 Pages

Archived catalogs

  1. CS48DV2/6

    2 Pages