Femtosecond Digital Delays with 5 Picosecond Jitter

1 / 2 PagesView full catalog

Femtosecond Digital Delays with 5 Picosecond Jitter

Product catalog summary

Features

Four high-resolution delay channels with 250 fs resolution and jitter as low as 5 ps.
20-second delay range.
External clocking capability from 10 MHz to 80 MHz.
Options for additional delay channels, clock output, and gate input.
Compact design suitable for high channel count applications.
Control via front panel, Ethernet, Internet, or embedded browser.

Applications

Components testing.
Automated Test Equipment (ATE).
Laser timing.
Precision pulse generation.
Instrument triggering.

Description

The Model 745 Digital Delay Generator offers four independent delay channels (T1 to T4) with a resolution of 250 fs and external trigger to channel jitter of less than 5 ps. Outputs are delivered via BNC connectors with adjustable amplitude and width for each pulse. An input trigger or internal timer can initiate all output channels, with a pulse marking zero delay for each trigger.

Optional rear panel delay channels (T5 to T8) provide a resolution of 5 ns and jitter of less than 100 ps.

Specifications

Delays: 4 independent outputs, 0 to >20 seconds range, 250 fs resolution, RMS jitter of 5 ps + delay x 10^-7.
Trigger Source: Front panel/Ethernet command, internal timers, or external with repetition rate < 1 MHz.
Output: Amplitude 2 to 5 V, width 10 ns to 100 ms, rise time < 2 ns.
Clock Input: User-specified frequency between 10 MHz and 80 MHz.
General: Size 215 x 245 x 135 mm, power 50 W, interface control via front panel or web page.

Options

Option 8C: Additional delay channels with 5 ns resolution and jitter < 50 ps rms.
Option GOC: Gate input and clock output with OCXO 50 ppb stability.

Ordering Instructions

Available configurations include 745-4C, 745-8C, 745-4C-COG, 745-8C-COG, and 745-RM (rackmount).

Catalog excerpts

Femtosecond Digital Delays with 5 Picosecond Jitter-1

Model 745 250 fs Digital Delay Generator FEATURES • Four high resolution delay channels 250 fs resolution Jitter as low as 5 ps 20 second delay range External clocking (10 MHz to 80 MHz) Options: Four additional delay channels, Clock Out, Gate In Compact packaging for high channel count Front panel, Ethernet, Internet, or Embedded Browser APPLICATIONS • Components test • ATE • Laser timing • Precision pulse • Instrument triggering DESCRIPTION The Model 745 generator provides four independent delay channels (T1 to T4). The delay resolution is 250 fs, and external trigger to channel jitter is less than 5 ps. BNC outputs deliver 5 V, with a 600 ps typical rise time into 50 ohms. Amplitude and width are independently adjustable for each output pulse. One input trigger (TRIG IN), or internal timer, or software command is used to trigger all output channels. A To output pulse marks zero delay for each trigger. The Model 745 also provides four optional delays channels, T5 to T8, at the rear panel. With these optional rear panel delays, the resolution is 5 ns and the trigger to channel jitter is less than 100 ps. Control Panel Web page: This web page, from an embedded Web Server, provides a simple method to configure settings for each channel (delay, output amplitude, output width), trigger source, trigger mode, and to control operation and status of the instrument. The configuration information of the instrument is stored and saved in the 745. BNC's DDG-MUC software will allow control of up to 8 745's on one GUI page. Example of MODEL 745 control panel Berkeley Nucleonics – 415-453-9955 – 2955 Kerner Blvd San Rafael, CA 94901 www.berkeleynucleonics.com

Open the catalog to page 1

Femtosecond Digital Delays with 5 Picosecond Jitter-2

Model 745 - 250 fs Digital Delay Generator Eight Digital Ethernet Controller Block diagram Time base Trigger source 4 independent delay outputs 5 ps + delay x 10"7 (external trigger to Front panel/ Ethernet External Repetition rate < 1 MHz Trigger level, from 0.1 to 5V, Positive or negative slope Minimum trigger delay < 50 ns Trigger mode Rise time Fall time Clock Input User Specified, settable at factory External time base (CLK IN) General specifications Interface control Front panel, Web page from embedded web server for IE8, Firefox 3.6 and Ethernet network Option 8C: additional delay channels...

Open the catalog to page 2