1. Catalogs
  2. Analogix Semiconductor, Inc.
  3. 10G Active Mux (6x4) with Integrated Re-timers for USB 3.1/DisplayPort™

10G Active Mux (6x4) with Integrated Re-timers for USB 3.1/DisplayPort™
1 /2Pages

10G Active Mux (6x4) with Integrated Re-timers for USB 3.1/DisplayPort™

10G Active Mux (6x4) with Integrated Re-timers for USB 3.1/DisplayPort™
1 /2Pages

Catalog excerpts

10G Active Mux (6x4) with Integrated Re-timers for USB 3.1/DisplayPort™-1

10G Active Mux (6x4) with Integrated Re-timers for USB 3.1/DisplayPort™ ANX7440 is a re-timing mux capable of switching DisplayPort (DP) and USB 3.1 Gen 2 10Gbps signals to support a single USB Type-C™ (USB-C™) port. ANX7440 has built-in re-timers to recover both the USB and DP signals with loss compensation of 23dB for USB and up to 27dB for DP. ANX7440 supports Separate Reference Clock Independent SSC (SRIS) and Bit-Level Retimer (BLR) architectures for a hybrid implementation for Gen 1 and Gen 2. SRIS re-timers eliminate jitter transfer and guarantee Gen 2 operation. Digital muxing (6x4) is supported by ANX7440 to ensure the enhanced signals from the retimers are preserved and outputted over the USB-C connector. ANX7440 integrates the SBU/AUX mux for switching DP AUX signals and reducing overall system BOM cost. Built-in re-timers timer configuration  DCI debug interface support  Supports both Separate Reference Clock USB 3.1 specification, Appendix E DisplayPort 1.4 specification USB Type-C r1.2 specification Intel USB 3.1 Repeater and Active Switch specification Low-power design  Analog power supply at 1.8V  Dedicated 3.3V power for PULL_1 and PULL_2, DCI interface  Dedicated supply power pin for I/O power at 1.8V Integrated mux  Integrated (6x4) mux switches USB and DP signals and preserves enhanced signal output over USB-C connector  Mux control input through I2C commands from external I2C master (or, optionally through FLIP/OP_MODE pins)  Integrated SBU/AUX mux for switching DisplayPort AUX +/- signals Industry standard compatibility     Independent SSC (SRIS) and Bit-Level Re-timer (BLR) Architectures of USB3.1 Specification (Appendix-E)  Integrated re-timers (Link training-tunable PHY repeater) for DisplayPort up to HBR3 @ 8.1Gbps. Supports both transparent mode and nontransparent mode (transparent or LTTPR).  Loss compensation to recover up to 23dB channel loss (USB), up to 27dB (DP) Serial and debug interfaces Commercial temperature range of 0C to 70C Reference clock for re-timers  Utilizes a 24MHz crystal or 1.05V swing single- ended clock source DP Lane 0 10G Active Mux With Re-timer Control Logic

 Open the catalog to page 1
10G Active Mux (6x4) with Integrated Re-timers for USB 3.1/DisplayPort™-2

Product Brief Related Products Part Number Copyright ©2018 Analogix Semiconductor, Inc. 3211 Scott Blvd., Suite 100 Santa Clara, CA 95054, USA +1 (408) 988-8848 http://www.analogix.com/ ©2018 Analogix Semiconductor, Inc. All Rights reserved. THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS IS" WITHOUT ANY EXPRESS REPRESENTATIONS OF WARRANTIES. IN ADDITION, ANALOGIX SEMICONDUCTOR INC. DISCLAIMS ALL IMPLIED REPRESENTATIONS AND WARRANTIES, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTURAL PROPERTY RIGHTS. This...

 Open the catalog to page 2
*Prices are pre-tax. They exclude delivery charges and customs duties and do not include additional charges for installation or activation options. Prices are indicative only and may vary by country, with changes to the cost of raw materials and exchange rates.