Lock Detect Multi-Band/ Multi-Standard Cellular Base Station Diversity Receivers Wideband Radio Link Diversity Downconverters Multi-Mode Cellular Extenders and Picocells EXPOSED PADDLE FUNCTIONAL BLOCK DIAGRAM RF Frequency 700 MHz to 3000 MHz continuous LO Frequency 200 MHz to 2700 MHz, High or Low side Inject IF Range 40 – 500 MHz Power Conversion Gain of 9.2 dB SSB Noise Figure of 11.3 dB Input IP3 of 28 dBm Input P1dB of 10 dBm Typical LO Drive of 0 dBm Single-ended, 50 RF Port Single Ended or Balanced LO Input Port Serial Port Interface (SPI) Control on All Functions Exposed Paddle 7 x 7 mm, 48 Lead LFCSP Package Preliminary Technical Data 700 MHz to 3000MHz Dual Passive Receive Mixer with Integrated PLL and VCO ADRF6612 Figure 1. ADRF6612 Block Diagram GENERAL DESCRIPTION The ADRF6612 is a dual RF mixer + IF amplifier with integrated PLL and VCO. The ADRF6612 uses revolutionary broadband square wave limiting LO amplifiers to achieve an unprecedented RF bandwidth of 700 to 2700MHz. Unlike narrowband sine wave LO amplifier solutions, the LO can be applied either above or below the RF input over an extremely wide bandwidth. Energy storage elements are not utilized in the LO amplifier so DC current consumption also decreases with decreasing LO frequency. The ADRF6612 utilizes highly linear doubly balanced passive mixer cores with integrated RF and LO balancing circuits to allow for single-ended operation. Integrated RF baluns allow for optimal performance over the 700 to 3000 MHz RF input frequency. The balanced passive mixer arrangement provides outstanding LO to RF and LO to IF leakages, excellent RF to IF isolation, and excellent intermodulation performance over the full RF bandwidth. The balanced mixer cores provide extremely high input linearity allowing the device to be used in demanding wideband applications where in-band blocking signals may otherwise result in the degradation of dynamic range. Noise Performance under blocking is comparable to narrowband passive mixer designs. High linearity IF buffer amplifiers follow the passive mixer cores, yielding typical power conversion gains of 9dB typical, and can be matched to a wide range of output impedances. The PLL architecture supports both integer-N and fractional-N operation and can generate the entire LO frequency range of 200 MHz to 2.7 GHz using an external reference input frequency anywhere in the range of 12 MHz to 320 MHz. An external loop filter provides flexibility in trading off phase noise vs. acquisition time. To reduce fractional spurs in fractional-N mode, a sigma-delta (Σ-Δ) modulator controls the post- VCO programmable divider. The VCO consists of multiple VCO cores. 4 cores support wideband operation. 2 additional cores provide MC-GSM support. All features of the ADRF6612 are controlled via a 3-wire serial port interface resulting in optimum performance and minimum external components. The ADRF6612 is fabricated using a BiCMOS high performance IC process. The device will be available in a 7mm x 7mm 48-lead LFCSP package and operates over a −40°C to +85°C temperature range. An evaluation board is available. Rev. PrA Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2014 Analog Devices, Inc. All rights reserved.

Preliminary Technical Data REVISION HISTORY

Preliminary Technical Data RF SPECIFICATIONS – HIGH PERFORMANCE MODE Table 1. VS _IF, LO= 5 V, VS _SYN= 3.6 V, TA = 25C, fRF = 1900 MHz, fLO = 1697 MHz, Zo = 50, fREF = 122.88MHz; fREF power = 4 dBm; fPFD = 768 kHz; low-side LO injection, optimum RFB, and LPF settings; unless otherwise noted Parameter RF INTERFACE Return Loss Test Conditions/Comments Tunable to >20dB broadband via serial port Externally generated External LO Input External LO Power Input Return Loss Ext VCO Input supports divide by 1,2,4,8,16,32 Low or High Side LO, Int. or Ext. generated Input Impedance LO Frequency Range External...

Preliminary Technical Data RF SPECIFICATIONS – HIGH EFFICIENCY MODE Table 2. VS _IF, LO= 3.6 V, VS _SYN= 3.6 V TA = 25C, fRF = 1900 MHz, fLO = 1697 MHz, Zo = 50, fREF = 153.6 MHz; fREF power = 4 dBm; fPFD = 1.6 MHz; low-side LO injection, optimum RFB, and LPF settings; unless otherwise noted Parameter RF INTERFACE Return Loss Test Conditions/Comments Tunable to >20dB broadband via serial port Externally generated External VCO Input External VCO Power Input Return Loss Ext VCO Input supports divide by 1,2,4,8,16,32 Low or High Side LO, Int. or Ext. generated Input Impedance LO Frequency Range...

Preliminary Technical Data SYNTHESIZER/PLL SPECIFICATIONS – INTEGER MODE VS = 5 V , VSYNTH = 3.6 V TA = 25C, measured on LO output, fLO = 1700 MHz, Zo = 50, fREF =153.6MHz, fPFD = 1.6 MHz; fREF power = 4 dBm; low-side LO injection, optimum RFB, and LPF settings; Integer mode loop filter, unless otherwise noted Parameter SYNTHESIZER SPECIFICATIONS Frequency Range Figure of Merit3 PFD Frequency Reference Spurs CHARGE PUMP Pump Current Output Compliance Range REFERENCE CHARACTERISTICS REF_IN Input Frequency REF_IN Input Capacitance Reference Divider Value MUXOUT Output Level MUXOUT Duty Cycle VCO_0...

ADRF6612 Parameter VCO_3 Phase Noise - Locked VCO_3 Integrated Phase Noise Preliminary Technical Data Test Conditions/Comments fLO = 1.6GHz, fPFD = 1.6 MHz 1 kHz offset 10 kHz offset 100 kHz offset 1 MHz offset 10 MHz offset 40 MHz offset 1 kHz to 40 MHz integration bandwidth Unit dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz rms