カタログ >
TOPWAY LCD >
IC EPSON S1D13700 LCD Controller

IC EPSON S1D13700 LCD Controller
1 / 133ページ

カタログの抜粋

S1D13700F01 Embedded Memory Graphics LCD Controller Hardware Functional Specification Document Number: X42A-A-002-04 Status: Revision 4.05 Issue Date: 2005/12/13 © SEIKO EPSON CORPORATION 2004 - 2005. All Rights Reserved. Information in this document is subject to change without notice. You may download and use this document, but only for your own use in evaluating Seiko Epson/EPSON products. You may not modify the document. Epson Research and Development, Inc. disclaims any representation that the contents of this document are accurate or current. The Programs/Technologies described in this document may contain material protected under U.S. and/or International Patent laws. EPSON is a registered trademark of Seiko Epson Corporation. All other Trademarks are the property of their respective owners

カタログの1ページ目を開く

Epson Research and Development Vancouver Design Center Hardware Functional Specification Issue Date: 2005/12/13 Revision 4.05

カタログの2ページ目を開く

Epson Research and Development Vancouver Design Center Features . . . . . . . . . 2.1 Internal Memory . . 2.2 Host CPU Interface . 2.3 Display Support . . . 2.4 Display Modes . . . 2.5 Character Generation 2.6 Power . . . . . . 2.7 Clock Source . . . . 2.8 Package . . . . . . Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Pins . . . . . . . . . . . . . . . . . 5.1 Pinout Diagram . . . . . . . . 5.2 Pin Descriptions . . . . . . . 5.2.1 Host Interface . . . . . . . . 5.2.2 LCD Interface . . . . . . . . 5.2.3 Clock Input . . . . . . . . . 5.2.4 Power...

カタログの3ページ目を開く

Epson Research and Development Vancouver Design Center Clocks . . . . . . . . . . . 9.1 Clock Diagram . . . . 9.2 Clock Descriptions . . 9.2.1 System Clock . . 9.2.2 FPSHIFT Clock . 9.3 Oscillator Circuit . . . 10 Registers . . . . . . . . . . . . . . . . 10.1 Register Set . . . . . . . . . . . 10.2 Register Restrictions . . . . . . . 10.3 Register Descriptions . . . . . . . 10.3.1 System Control Registers . . . . 10.3.2 Display Control Registers . . . . 10.3.3 Drawing Control Registers . . . 10.3.4 Gray Scale Register . . . . . . . 11 Indirect Addressing . . . 11.1 System Control . . ....

カタログの4ページ目を開く

Epson Research and Development Vancouver Design Center 12.3.2 Cursor Movement . . . . . . . . . . . . . . 12.3.3 Cursor Display Layers . . . . . . . . . . . . 12.4 Memory to Display Relationship . . . . . . . 12.5 Scrolling . . . . . . . . . . . . . . . . 12.5.1 On-Page Scrolling . . . . . . . . . . . . . . 12.5.2 Inter-Page Scrolling . . . . . . . . . . . . . 12.5.3 Horizontal Wraparound Scrolling . . . . . . 12.5.4 Bi-directional Scrolling . . . . . . . . . . . 12.5.5 Scroll Units . . . . . . . . . . . . . . . . . 12.5.6 Horizontal Pixel Scrolling (HDOTSCR) . . 13 Character Generator . ....

カタログの5ページ目を開く

17 Power Save Mode Epson Research and Development Vancouver Design Center 18 Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127 19 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 20 Sales and Technical Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129 20.1 Epson LCD Controllers (S1D13700F01) . . . . . . . . . . . . . . . . . . . 129 20.2 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . 129 Hardware Functional Specification Issue Date: 2005/12/13 Revision 4.05

カタログの6ページ目を開く

Epson Research and Development Vancouver Design Center 1 Introduction 1.1 Scope This is the Hardware Functional Specification for the S1D13700F01. Included in this document are timing diagrams, AC and DC characteristics, register descriptions, and power management descriptions. This document is intended for two audiences: Video Subsystem Designers and Software Developers. This document is updated as appropriate. Please check the Epson Research and Development Website at www.erd.epson.com for the latest revision of this document before beginning any development. We appreciate your comments...

カタログの7ページ目を開く

Epson Research and Development Vancouver Design Center 2 Features 2.1 Internal Memory • Embedded 32K bytes of SRAM display memory 2.2 Host CPU Interface • Direct Address Bus support for: • Generic Bus (Z80 family) microprocessor interface • MC68K family microprocessor interface • Indirect Address Bus support for: • Generic Bus (Z80 family) microprocessor interface • MC68K family microprocessor interface • M6800 family microprocessor interface • 8-bit CPU data bus interface 2.3 Display Support • 4-bit monochrome LCD interface • Maximum resolutions supported: 640x240 at 1 bpp 320x240 at 2 bpp...

カタログの8ページ目を開く

Epson Research and Development Vancouver Design Center 2.5 Character Generation • 160, 5x7 pixel characters in embedded mask-programmed character generator ROM (CGROM) • Up to 64, 8x8 pixel characters in character generator RAM (CGRAM) • Up to 256, 8x16 pixel characters in embedded character generator RAM (when CGROM is not used) 2.6 Power • Software initiated power save mode • Low power consumption • CORE VDD 3.0 to 3.6 volts • IO VDD 3.0 to 5.5 volts 2.7 Clock Source • Two terminal crystal or Single Oscillator input Input Clock (maximum 60 MHz) FPSHIFT Clock (maximum 15 MHz) 2.8 Package •...

カタログの9ページ目を開く

Epson Research and Development Vancouver Design Center WAIT# RESET# Figure 3-1 Indirect Generic to S1D13700F01 Interface Example WAIT# RESET# Figure 3-2 Direct Generic to S1D13700F01 Interface Example Hardware Functional Specification Issue Date: 2005/12/13 Revision 4.05

カタログの10ページ目を開く

Epson Research and Development Vancouver Design Center Figure 3-3 Indirect MC68K to S1D13700F01 Interface Example Figure 3-4 Direct MC68K to S1D13700F01 Interface Example Hardware Functional Specification Issue Date: 2005/12/13

カタログの11ページ目を開く

Epson Research and Development Vancouver Design Center Figure 3-5 Indirect M6800 to S1D13700F01 Interface Example Hardware Functional Specification Issue Date: 2005/12/13 Revision 4.05

カタログの12ページ目を開く

Epson Research and Development Vancouver Design Center 4 Functional Block Diagram FPDAT[3:0] FPSHIFT XECL YSCL FPLINE FPFRAME MOD YDIS Display Address Generator Cursor Address Controller Layered Controller DotClock Generator Internal Clock Microprocessor Interface Host Microprocessor Figure 4-1 Functional Block Diagram Hardware Functional Specification Issue Date: 2005/12/13

カタログの13ページ目を開く