カタログ >
Analog Devices/アナログ・デバイセズ >
AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted
1 / 56ページ

カタログの抜粋

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted - 1

Data Sheet FUNCTIONAL BLOCK DIAGRAM AVDD DRVDD DRGND DIGITAL INTERFACE AND CONTROL RBIAS CONTROL REGISTERS SYSREF± CLK± CLOCK MANAGEMENT CMOS DIGITAL INPUT/OUTPUT CMOS DIGITAL INPUT/ OUTPUT LVDS DIGITAL INPUT/ OUTPUT 12-bit 2.0 GSPS ADC, no missing codes SFDR = 80 dBc, AIN up to 1 GHz at −1 dBFS, 2.0 GSPS SFDR = 76 dBc, AIN up to 1.8 GHz at −1 dBFS, 2.0 GSPS SNR = 59 dBFS, AIN up to 1 GHz at −1 dBFS, 2.0 GSPS SNR = 58 dBFS, AIN up to 1.8 GHz at −1 dBFS, 2.0 GSPS Noise floor = −149.5 dBFS/Hz at 2.0 GSPS Power consumption: 3.5 W at 2.0 GSPS Differential analog input: 1.1 V p-p Differential clock input High speed 6- or 8-lane JESD204B serial output Subclass 1: 5.0 Gbps at 2.0 GSPS Two independent decimate by 8 or decimate by 16 filters with 10-bit NCOs Supply voltages: 1.3 V, 2.5 V Serial port control Flexible digital output modes Built-in selectable digital test patterns APPLICATIONS Spectrum analyzers Military communications Radar High performance digital storage oscilloscopes Active jamming/antijamming Electronic surveillance and countermeasures GENERAL DESCRIPTION PRODUCT HIGHLIGHTS The AD9625 is a 12-bit monolithic sampling analog-to-digital converter (ADC) that operates at conversion rates of up to 2.0 giga samples per second (GSPS). This product is designed for sampling wide bandwidth analog signals up to the second Nyquist zone. The combination of wide input bandwidth, high sampling rate, and excellent linearity of the AD9625 is ideally suited for spectrum analyzers, data acquisition systems, and a wide assortment of military electronics applications, such as radar and jamming/antijamming measures. High performance: exceptional SFDR in high sample rate applications, direct RF sampling, and on-chip reference. Flexible digital data output formats based on the JESD204B specification. Control path SPI interface port that supports various product features and functions, such as data formatting, gain, and offset calibration values. The analog input, clock, and SYSREF± signals are differential inputs. The JESD204B-based high speed serialized output is configurable in a variety of one-, two-, four-, six-, or eight-lane configurations. The product is specified over the industrial temperature range of −40°C to +85°C. Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014 Analog Devices, Inc. All rights reserved. Technical Support

カタログの1ページ目を開く

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted - 2

Data Sheet REVISION HISTORY 5/14—Revision 0: Initial Version

カタログの2ページ目を開く

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted - 3

Data Sheet SPECIFICATIONS DC SPECIFICATIONS AVDD1 = DVDD1 = DRVDD1 = 1.3 V, AVDD2 = DVDD2 = DRVDD2 = 2.5 V, specified maximum sampling rate, 1.2 V internal reference, AIN = −1.0 dBFS, default SPI settings, dc-coupled output data, unless otherwise noted. Table 1. Parameter SPEED GRADE RESOLUTION ACCURACY No Missing Codes Offset Error Gain Error Differential Nonlinearity (DNL) Integral Nonlinearity (INL) ANALOG INPUTS Differential Input Voltage Range Resistance Capacitance Internal Common-Mode Voltage (VCM) Analog Full Power Bandwidth Input Referred Noise POWER SUPPLIES AVDD1 AVDD2 DRVDD1...

カタログの3ページ目を開く

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted - 4

Data Sheet AC SPECIFICATIONS AVDD1 = DVDD1 = DRVDD1 = 1.3 V, AVDD2 = DVDD2 = DRVDD2 = 2.5 V, specified maximum sampling, 1.2 V internal reference, AIN = −1.0 dBFS, sample clock input = 1.65 V p-p differential, default SPI settings, unless otherwise noted. Table 2. Parameter SPEED GRADE ANALOG INPUT NOISE DENSITY SIGNAL-TO-NOISE RATIO (SNR) fIN = 100 MHz fIN = 500 MHz fIN = 1000 MHz fIN = 1800 MHz SIGNAL-TO-NOISE AND DISTORTION (SINAD) fIN = 100 MHz fIN = 500 MHz fIN = 1000 MHz fIN = 1800 MHz EFFECTIVE NUMBER OF BITS (ENOB) fIN = 100 MHz fIN = 500 MHz fIN = 1000 MHz fIN = 1800 MHz SPURIOUS...

カタログの4ページ目を開く

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted - 5

Data Sheet Parameter Input Resistance (Differential) Input Capacitance LOGIC INPUTS (SDIO, SCLK, CSB) Logic Compliance Voltage Logic 1 Logic 0 Input Resistance Input Capacitance SYNCB+/SYNCB− INPUT (SYNCINB+, SYNCINB−) Logic Compliance Input Voltage Differential Common Mode Input Resistance (Differential) Input Capacitance LOGIC OUTPUT (SDIO) Logic Compliance Voltage Logic 1 (IOH = 800 μA) Logic 0 (IOL = 50 μA) DIGITAL OUTPUTS (SERDOUT[x]±) Compliance Output Voltage Differential Offset Differential Return Loss (RLDIFF) 1 Common-Mode Return Loss (RLCM)1 Differential Termination Impedance...

カタログの5ページ目を開く

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted - 6

Data Sheet SWITCHING SPECIFICATIONS AVDD1 = DVDD1 = DRVDD1 = 1.3 V, AVDD2 = DVDD2 = DRVDD2 = 2.5 V, specified maximum sampling rate, 1.2 V internal reference, AIN = −1.0 dBFS, default SPI settings, unless otherwise noted. Table 4. Parameter CLOCK (CLK±) Maximum Clock Rate Minimum Clock Rate Clock Pulse Width High Clock Pulse Width Low SYSREF (SYSREF±) 2 Setup Time (tSU_SR) Hold Time (tH_SR) FAST DETECT OUTPUT (FD) Latency OUTPUT PARAMETERS (SERDOUT[x]±) Rise Time Fall Time Pipeline Latency APERTURE Delay Uncertainty (Jitter) Out-of-Range Recovery Time 1 2 Test Conditions/Comments Full Full...

カタログの6ページ目を開く

AD9625: 12-Bit 2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converted - 7

Data Sheet Timing Diagrams CLK– CLK+ SYSREF– SYSREF+ Figure 2. SYSREF± Setup and Hold Timing tDS SDIO DON’T CARE DON’T CARE DON’T CARE Figure 3. Serial Port Interface Timing Diagram (MSB First) JESD204B INTERFACE M = 1; L = 8; N = 12; N' = 16; CF = 0; CS = 0; CS = 0...4; K = 32; HD = 1; F = 1 500ps MIN (2.0GHz) CLK+ (ENCODE CLOCK) SAMPLE N [3:0], CCCC LANE B± @ 5.0Gbps Figure 4. CLK Input and DOUT Timing Relationship (Generic Eight-Lane Mode) Rev. 0 | Page 7 of 56 SAMPLE N + 3 [3:0], CCCC LANE H± @ 5.0Gbps SAMPLE N + 2 [3:0], CCCC LANE F± @ 5.0Gbps SAMPLE N + 1 [3:0], CCCC LANE D± @ 5.0Gbps...

カタログの7ページ目を開く