mt8880c-datasheet - Zarlink Semiconductor - #1

Text version of the page

ISO2 - CMOS MT8880C Integrated DTMF Transceiver Data Sheet Features • Complète DTMF transmitter/receiver • Central office quality • Low power consumption • Microprocessor port • Adjustable guard time • Automatic tone burst mode • Call progress mode Applications • Credit card systems • Paging systems • Repeater systems/mobile radio • Interconnect dialers • Personal computers Description The MT8880C is a monolithic DTMF transceiver with call progress filter. It is fabricated in Zarlink Semiconductor's ISO2-CMOS technology, which September 2005 Ordering Information MT8880CE 20 Pin PDIP Tubes MT8880CS 20 Pin SOIC Tubes MT8880CN 24 Pin SSOP Tubes MT8880CP 28 Pin PLCC Tubes MT8880CP1 28 Pin PLCC* Tubes MT8880CS1 20 Pin SOIC* Tubes MT8880CE1 20 Pin PDIP* Tubes MT8880CN1 24 Pin SSOP* Tubes MT8880CSR 20 Pin SOIC Tape & Reel MT8880CPR 28 Pin PLCC Tape & Reel MT8880CPR1 28 Pin PLCC* Tape & Reel MT8880CSR1 20 Pin SOIC* Tape & Reel *Pb Free Matte Tin -40°C to +85°C provides low power dissipation and high reliability. The DTMF receiver is based upon the industry standard MT8870 monolithic DTMF receiver; the transmitter utilizes a switched capacitor D/A converter for low distortion, high accuracy DTMF signalling. Internal counters provide a burst mode such that tone bursts can be transmitted with precise timing. A call progress filter can be selected allowing a microprocessor to analyze call progress tones. A standard microprocessor bus is provided and is directly compatible with 6800 series microprocessors. TONE<- D/A Converters Row and Column Counters Transmit Data Register Data Bus Buffer -D0 D1 ■ D3 Status Register Interrupt Logic Tone Burst Gating Cct. Control Logic ->IRQ/CP IN+ — IN- — GS <■ Dial Tone Filter High Group Filter Digital Algorithm and Code Converter Control Register A 02 CS R/W RS0 I—| Control Register B =1- I/O Control OSC1 OSC2 Low Group Filter I Oscillator Circuit Control Logic Receive Data Register Bias Circuit _ Steering — Logic VDD VRef VSS ESt St/GT Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2001-2005, Zarlink Semiconductor Inc. All Rights Reserved.