TX System RISC Series Microprocessors - Toshiba America Electronics Components - #1

Text version of the page

TOSHIBA TX System RISC Ô Product Selection Guide TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC. TX19 Ô Core Features The TX19 is an exceptionally compact, high-performance processor at 20Mips and is available as an ASIC-ready core as well as a standard product. Based on MIPS ® I ISA and supporting the MIPS 16 ASE, TX19 offers the performance of a 32-bit RISC processor while delivering the compact code size associated with a 16-bit instruction set. Using an optimized interrupt circuitry, the TX19 is ideal for embedded applications requiring real-time interrupt response. • 5-Stage Pipeline • MIPS 32-/16-Based • Non-Blocking Load • Data Cache: 1Kbyte, 2-Way S/A, Write-Thru • Instruction Cache: 4Kbyte, 2-Way S/A • 4-Cycle MAC • Direct Segment Mapping MMU • DRAM, ROM, DMA and Interrupt Controller TX39 Ô Core Features TX39 offers many enhancements over the TX19 family, low power modes, one-cycle MAC, register score-boarding highperformance cache. • 5-Stage Pipeline • MIPS I ISA as well as some MIPS II & III Instructions • Non-Blocking Load • Data Cache: 4Kbyte, 2-Way S/A, Write Back/Write- • Instruction Cache: 8Kbyte, 2-Way S/A (3912/22) • 1-Cycle MAC • 64-Entry MMU/TLB, 4K to 4M (3912/22) TX49 Ô Core Features TX49 is a true 64-bit processor for high-end embedded The efficient pipe line design and the register score-boarding family allows for reaching very high performances. • Optimized 5-Stage Pipeline • MIPS ISA III Plus PREF Instruction • Non-Blocking Load • Data Cache: 16Kbyte, 4-Way S/A, Write Back/Write- • Instruction Cache: 16Kbyte, 4-Way S/A • 4-Cycle MAC • 48-Entry MMU/TLB TX System RISC Product Selection Guide Notes 1) Chip Scale Packaging under development 2) Includes Prefetch 3) Contact www.Galileot.com * Under development Processor CPU Clock (MHz) ALU Bus Ext. Bus ISA I Cache D Cache MAC Cycles DSU DMAC Memory Controller MMU PCI Cont. SIO Timer IRC LCD I/O Package FQFP Pins Windows TMPR1904AF 20 32 32 I 4 1 4 · 2 Ch ROM, DRAM – – 2 UART 3 Ch, WD · – 24 160 – TMPR3904AF 50 32 32 I 4 1 1 · 4 Ch ROM, DRAM – – 2 UART 3 Ch, WD · – 24 208 – TMPR3907F 66 32 32 I 4 1 1 · 4 Ch ROM, DRAM – · 1 UART 3 Ch, WD · – – 208 – TMPR3912AU 75/92 32 32 I 8 4 1 · 4 Ch ROM, SDRAM · – 2 UART 3 Ch, WD · 1Kx1K 39 208 (1) · TMPR3922U 148 32 32 I 8 4 1 · 4 Ch ROM, SDRAM · – 2 UART 3 Ch, WD · – 39 208 (1) · *TMPR4951U-133 133 64 32 III (2) 16 16 1 – – – · – 2 UART 3 Ch, WD · – 240 – 120