catalogue search
P. 01
P. 02
|
|
You may also be interested in
Software, Core, ASIC, Interface card, Microcontroller
Text version of the page
••
•
•
•
•••
•
•
•
•
•
• For more information about Synopsys products, support services or training, visit us on the Web at www.synopsys.
com, contact your local sales representative or call 650.584.5000. Familiar PrimeTime Flow and Features As an extension of PrimeTime, PrimeTime PX is easy to use and adopt. It uses the familiar PrimeTime flow, with the same commands, user interface, reports, attributes and capabilities. Additional Features Event-based dynamic power analysis using VCD or SAIF
RTL and gate-level VCD and SAIF support
Instantaneous and cycle-accurate peak power analysis
Average power analysis
State-dependent leakage power analysis
Analysis of advanced low power design techniques: multi-voltage, coarse-grain MTCMOS
Clock tree power estimation
What-if analysis
Save and restore
Mode/case analysis
Voltage and temperature scaling between libraries
UPF support
Supports industry-standard NLPM and CCS Power libraries
Power analysis driver GUI window PrimeTime PX
Start Read and Setup Design STA + SI AnalysisPower Analysis Power, Timing and SI Report Vector-Free Dynamic Power Analysis Vector-free dynamic power analysis allows power analysis to be performed without waiting for switching data from simulation. By using the PrimeTime tool’s accurate timing windows, vector-free analysis enables precise power analysis early in the design flow to identify blocks with the highest power consumption sooner.
End Figure 2: PrimeTime PX Flow—Easy to Use and Adopt Key Features and Benefits The unified analysis environment enables designers to perform accurate leakage and dynamic power analysis along with timing and SI analysis. Power and timing analysis are integrated in a single tool, which improves designer productivity and TTR by providing faster results and fewer set-up steps. With an easy-to- use methodology for timing, signal integrity and power analysis, designers can now better understand the trade-offs and effects on these three critical design parameters. With PrimeTime PX power analysis, the Synopsys Galaxy™ Design Platform offers designers a unified analysis environment for timing, signal integrity and power that is anchored by the PrimeTime tool and provides designers with the highest productivity and a predictable path to silicon for their most complex designs. Full-Chip Timing, SI and Power Analysis Synopsys, Inc.700 East Middlefield Road Mountain View, CA 94043 www.synopsys.com
©2007 Synopsys, Inc. Synopsys, the Synopsys logo, and PrimeTime are registered trademarks and Galaxy is a trademark of Synopsys, Inc. Any other products or service names mentioned herein are trademarks of their respective holders and should be treated as such. Printed in the U.S.A. 10/07.TT.WO.07-15877
Start Read and Setup Design STA + SI AnalysisPower Analysis Power, Timing and SI Report Vector-Free Dynamic Power Analysis Vector-free dynamic power analysis allows power analysis to be performed without waiting for switching data from simulation. By using the PrimeTime tool’s accurate timing windows, vector-free analysis enables precise power analysis early in the design flow to identify blocks with the highest power consumption sooner.
End Figure 2: PrimeTime PX Flow—Easy to Use and Adopt Key Features and Benefits The unified analysis environment enables designers to perform accurate leakage and dynamic power analysis along with timing and SI analysis. Power and timing analysis are integrated in a single tool, which improves designer productivity and TTR by providing faster results and fewer set-up steps. With an easy-to- use methodology for timing, signal integrity and power analysis, designers can now better understand the trade-offs and effects on these three critical design parameters. With PrimeTime PX power analysis, the Synopsys Galaxy™ Design Platform offers designers a unified analysis environment for timing, signal integrity and power that is anchored by the PrimeTime tool and provides designers with the highest productivity and a predictable path to silicon for their most complex designs. Full-Chip Timing, SI and Power Analysis Synopsys, Inc.700 East Middlefield Road Mountain View, CA 94043 www.synopsys.com
©2007 Synopsys, Inc. Synopsys, the Synopsys logo, and PrimeTime are registered trademarks and Galaxy is a trademark of Synopsys, Inc. Any other products or service names mentioned herein are trademarks of their respective holders and should be treated as such. Printed in the U.S.A. 10/07.TT.WO.07-15877