4 pages in the catalogue
ESD, Latch-up and EMC |
![]() |
ESD, Latch-up and EMC p 1 SHTxx Humidity & Temperature Sensmitter Application Note ESD, Latch-Up and EMC 1 Introduction The SHTxx devices are qualified with respect to ESD (Electrostatic Discharge) and Latchup compliant with ... |
![]() |
ESD, Latch-up and EMC p 2 SHTxx Application Note ESD, Latch-Up and EMC ESD stress test was performed using a TMT Verifier II s/n 1042049 equipment according to table below: Stress Level Stressed Pin Reference Polarity 2 kV SCK... |
![]() |
ESD, Latch-up and EMC p 3 SHTxx Application Note ESD, Latch-Up and EMC VDD(max) D A A SHTxx SHTxx - I + Figure 4 Latchup test setup. The SHTxx is modeled here as a parasitic thyristor. A current I of ±100mA is injected with VD... |
![]() |
ESD, Latch-up and EMC p 4 SHTxx Application Note ESD, Latch-Up and EMC 5 References [Pluto1] Serma Technologies, “ESD Experiment on PLUTO“, Sensirion Qualification Report, Sept 2001. [TI2000] Eilhard Haseloff, Texa... |



























