catalogue search
P. 01
P. 02
P. 03
P. 04
P. 05
P. 06
P. 07
P. 08
P. 09
P. 10
P. 11
P. 12
|
|
|
|
|
|
|
|
|
|
|
|
You may also be interested in
Analog converter, Digital converter, Memory, Microprocessor supervisor, FRAM
Text version of the page
FM24C512 AC Parameter s
(T A = -40 C to + 85 C, V DD = 4.5V to 5.5V, C L = 100 pF unless otherwise specified) SymbolParameter Min Max Min Max Min Max Units Notes f
SCL SCL Clock Frequency 100 400 01000 kHz t
LOW Clock Low Period 4.71.30.6 s t
HIGH Clock High Perio d 4.00.60.4 s t
AA SCL Low to SDA Data Out Valid 3 0.9 0.55 s t
BUF Bus Free Before New 4.71.30.5 s Transmission t
HD:STA Start Condition Hold Time 4.00.6 0.25 s t
SU:STA Start Condition Setup for Repeated 4.70.6 0.25 s Start t
HD:DAT Data In Hold 000 ns t
SU:DAT Data In Setup 250100100 ns t
R Input Rise Time 1000 300300 ns 1 t
F Input Fall Time 300300100 ns 1 t
SU:STO Stop Condition Setup 4.00.6 0.25 s t
DH Data Output Hold 000 ns (from SCL @ VIL) t
SP Noise Suppression Time Constant 505050 ns on SCL, SDA
Notes : All SCL specifications as well as start and stop conditions apply to both read and write operations. 1 This parameter is periodically sampled and not 100% tested. Capacitance
(T A = 25 C, f=1.0 MHz, V DD = 5V) SymbolParameter Max Units Notes C
I/O Input/Output C apacitance (SDA) 12 pF 1 C
IN Input C apacitance 10 pF 1
Notes 1 This parameter is periodically sampled and not 100% tested. AC Test Conditions Equivalent AC Load Circu it Input Pulse Levels 0.1 V
DD to 0.9 V
DD 5.5V Input rise and fall times 10 ns Input and output timing levels 0.5 V
DD 1700 Output 100 pF Rev. 1.0 Aug. 2006 Page 9 of 12
(T A = -40 C to + 85 C, V DD = 4.5V to 5.5V, C L = 100 pF unless otherwise specified) SymbolParameter Min Max Min Max Min Max Units Notes f
SCL SCL Clock Frequency 100 400 01000 kHz t
LOW Clock Low Period 4.71.30.6 s t
HIGH Clock High Perio d 4.00.60.4 s t
AA SCL Low to SDA Data Out Valid 3 0.9 0.55 s t
BUF Bus Free Before New 4.71.30.5 s Transmission t
HD:STA Start Condition Hold Time 4.00.6 0.25 s t
SU:STA Start Condition Setup for Repeated 4.70.6 0.25 s Start t
HD:DAT Data In Hold 000 ns t
SU:DAT Data In Setup 250100100 ns t
R Input Rise Time 1000 300300 ns 1 t
F Input Fall Time 300300100 ns 1 t
SU:STO Stop Condition Setup 4.00.6 0.25 s t
DH Data Output Hold 000 ns (from SCL @ VIL) t
SP Noise Suppression Time Constant 505050 ns on SCL, SDA
Notes : All SCL specifications as well as start and stop conditions apply to both read and write operations. 1 This parameter is periodically sampled and not 100% tested. Capacitance
(T A = 25 C, f=1.0 MHz, V DD = 5V) SymbolParameter Max Units Notes C
I/O Input/Output C apacitance (SDA) 12 pF 1 C
IN Input C apacitance 10 pF 1
Notes 1 This parameter is periodically sampled and not 100% tested. AC Test Conditions Equivalent AC Load Circu it Input Pulse Levels 0.1 V
DD to 0.9 V
DD 5.5V Input rise and fall times 10 ns Input and output timing levels 0.5 V
DD 1700 Output 100 pF Rev. 1.0 Aug. 2006 Page 9 of 12