Serial F-RAM Memory FM24C256 - Ramtron - #9

/ 12


catalogue search
P. 01
P. 02
P. 03
P. 04
P. 05
P. 06
P. 07
P. 08
P. 09
P. 10
P. 11
P. 12
Pages:


See other catalogues for Ramtron
You may also be interested in

FRAM, Memory, Converter, Microcontroller, DSP


Text version of the page
FM24C256 AC Parameters
(T A = -40 ° C to + 85 ° C, V DD = 4.5V to 5.5V, C L = 100 pF unless otherwise specified) Symbol Parameter Min Max Min Max Min Max Units Notes f
SCL SCL Clock Frequency 0 100 0 400 0 1000 kHz t
LOW Clock Low Period 4.7 1.3 0.6 µ s t
HIGH Clock High Period 4.0 0.6 0.4 µ s t
AA SCL Low to SDA Data Out Valid 3 0.9 0.55 µ s t
BUF Bus Free Before New Transmission 4.7 1.3 0.5 µ s t
HD:STA Start Condition Hold Time 4.0 0.6 0.25 µ s t
SU:STA Start Condition Setup for Repeated Start 4.7 0.6 0.25 µ s t
HD:DAT Data In Hold 0 0 0 ns t
SU:DAT Data In Setup 250 100 100 ns t
R Input Rise Time 1000 300 300 ns 1 t
F Input Fall Time 300 300 100 ns 1 t
SU:STO Stop Condition Setup 4.0 0.6 0.25 µ s t
DH Data Output Hold (from SCL @ VIL) 0 0 0 ns t
SP Noise Suppression Time Constant on SCL, SDA 50 50 50 ns
Notes : All SCL specifications as well as start and stop conditions apply to both read and write operations. 1This parameter is periodically sampled and not 100% tested. Capacitance
(T A = 25 ° C, f=1.0 MHz, V DD = 5V) Symbol Parameter Max Units Notes C
I/O Input/Output Capacitance (SDA) 8 pF 1 C
IN Input Capacitance 6 pF 1
Notes 1This parameter is periodically sampled and not 100% tested. AC Test Conditions Equivalent AC Load Circuit Input Pulse Levels 0.1 V
DD to 0.9 V
DD 5.5V Input rise and fall times 10 ns Input and output timing levels 0.5 V
DD 1700 Ω Output 100 pF Rev. 3.2 May 2008 Page 9 of 12

pageCatalog pdf di En 2012-06-22-01