Text version of the page

FM18L08

Parallel F-RAM Memory FM18L08 - 33928 Revision History

Revision DateSummary 0.1 3/23/01 Initial Release 0.2 9/28/01 Changed Data Retention table. Modified temperature range to commercial. 0.3 3/18/02 Changed temperature range to industrial and Vdd range to 3V – 3.65V. Changed precharge time to 70ns. Added note for 2.7V operation. Updated package drawings. 1.0 6/15/02 Updated to Preliminary status, changed storage temperature. 2.0 12/10/02 Updated to Production status, removed ref to 2.7V operation. 2.1 5/1/03 Changed tCA (max) value. Reworded notes 2 and 3 in DC Operating Conditions table. 2.2 7/14/04 Added “green” packaging options. 3.0 6/12/06 Added ESD and package MSL ratings. Updated rev numbering and footer. Added recommendation on CE pin during power cycles. 3.1 11/27/06 Added TSOP packaging option. 3.2 2/20/07 Updated TSOP MSL rating. 3.3 5/15/07 Redraw package outlines, added marking scheme to SOIC/DIP. 3.4 7/30/07 Extended data retention to 45 years based on recent test results.
Rev. 3.4 July 2007 13 of 13