Military FPGA Data Sheet (Rev. B) - Quicklogic - (Version JPG) - PDF Catalogue | Technical Documentation

See other catalogues for Quicklogic

USB controller, Integrated circuit, System-on-chip

Text version of the page

QuickLogic Military FPGA Introduction

Military FPGA Combining High Performance and High Density

Device Highlights

Military FPGA

■ Mil Std 883 and Mil Temp Ceramic

■ Mil Temp Plastic Guaranteed -55 to +125oC

High Performance and High Density

■ Densities up to 90,000 usable PLD gates with 316 I/Os

■ Multiple dual-port RAM modules, organized in user-configurable 1,152-bit blocks

Security:

The ViaLink technology is inherently secure and virtually impossible to reverse engineer. The interconnect is more secure than an ASIC and can be programmed in a secure location.

JTAG:

Full JTAG IEEE 1149.1 compliant

Mixed Voltage Systems:

pASIC 3 and QuickRAM families drive standard TTL levels. The I/Os are compatible with 5.0 and 3.3 V devices.

Speed:

Able to perform in systems operating at greater than 200 MHz over the entire military temperature range.

Low Power Consumption:

90mA at 50 MHz, 300 mA at 200 MHz

Routability:

100% guaranteed routability with 100% utilization and 100% pin-out stability through design revisions and retro-fitting.

Device Performance-Military Plastic

at 3.3 V, -55 to 125° C

250 H-

^oc _rn-„

eq i—I

ue I I

nc 100--- - - - -

M 50--- - - - -

0 -I-'-'-1-'-'-1-'-'-1-'-'-1-'-'-1

16-bit ^16-bit State 16-bit 4:1

Decode ^Equality Machine Counter Multiplexer

Comparator

FIGURE 1: Speed

Frequency vs. Icc

QL3025, 32 16-bit counters, -55 to +125 ^o C

350 --300 --

250

150 175 200

_Frequency (MHz)_

FIGURE 2: Power vs. Frequency

QgicicLoGic

Rev B

8-1

Military FPGA Data Sheet (Rev. B) - Quicklogic - #1

USB controller, Integrated circuit, System-on-chip