Dual 2-Bit Adder / Subtractor - ON Semiconductor - #1

/ 5


catalogue search
Dual 2-Bit Adder / Subtractor - ON Semiconductor
P. 01
Dual 2-Bit Adder / Subtractor - ON Semiconductor
P. 02
Dual 2-Bit Adder / Subtractor - ON Semiconductor
P. 03
Dual 2-Bit Adder / Subtractor - ON Semiconductor
P. 04
Dual 2-Bit Adder / Subtractor - ON Semiconductor
P. 05
Pages:
Dual 2-Bit Adder / Subtractor - ON Semiconductor


See other catalogues for ON Semiconductor

Text version of the page
© Semiconductor Components Industries, LLC, 2006 February, 2006 - Rev. 7 1 Publication Order Number: MC10H180/D MC10H180 Dual 2-Bit Adder/Subtractor Description The MC10H180 is a high-speed, low-power, general-purpose adder/ subtractor. It is designed to be used in special purpose adders/subtractors or in high-speed multiplier arrays. Inputs for each adder are Carry-in, Operand A, and Operand B; outputs are Sum, Sum and Carry-out. The common select inputs serve as a control line to Invert A for subtract, and a control line to Invert B. Features • Propagation Delay, 1.8 ns Typical, Operand and Select to Output • Power Dissipation, 360 mW Typical MC10H180 • Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range) • Voltage Compensated • MECL 10K™ Compatible • Pb-Free Packages are Available* LOGIC DIAGRAM DIP PIN ASSIGNMENT S1 S0 COUT CIN A0 B0 SELA VEE VCC S0 S1 COUT CIN A1 B1 SELB 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 10 S1 S0 CIN BO AO SELB SELA VCC = PIN 16 VEE = PIN 8 7 9 5 4 6 15 2 11 12 3 14 1 13 SELA SELB A1 B1 CIN S0 COUT S1 COUT POSITIVE LOGIC ONLY A’ = A  SELA = ASELA B’ = B  SELB = BSELB S = CIN (A’ B’ + A’ B’) + CIN(A’ B’ + A’ B’) COUT = CINA’ + CINB’ + A’ B’ Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D). *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. CDIP-16 L SUFFIX CASE 620A MARKING DIAGRAMS* PDIP-16 P SUFFIX CASE 648 http://onsemi.com *For additional marking information, refer to Application Note AND8002/D. See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet. ORDERING INFORMATION 16 1 16 1 MC10H180P AWLYYWWG 1 16 MC10H180L AWLYYWW A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G = Pb-Free Package PLLC-20 FN SUFFIX CASE 775 20 1 10H180G AWLYYWW 1 20

pageCatalog pdf di En 2012-05-22-31