MIC2592A Dual-Slot PCI Express Hot-Plug Controller - Micrel - #9

/ 31


catalogue search
P. 01
P. 02
P. 03
P. 04
P. 05
P. 06
P. 07
P. 08
P. 09
P. 10
P. 11
P. 12
P. 13
P. 14
P. 15
P. 16
P. 17
P. 18
P. 19
P. 20
P. 21
P. 22
P. 23
P. 24
P. 25
P. 26
P. 27
P. 28
P. 29
P. 30
P. 31
Pages:


See other catalogues for Micrel

Text version of the page
March 2005 9 M9999-033105 MIC2592B Micrel Electrical Characteristics (continued)(7) Symbol Parameter Condition Min Typ Max Units IAUX(THRESH) Auxiliary Output Current Limit Current which must be drawn from 0.84 A Threshold (Figure 4) V AUX(VAUX to register as a fault ISC(TRAN) Maximum Transient Short Circuit VAUX Enabled, then Grounded Current I V MAX R STBY[A/B] DS(AUX) ƒ­ A ILIM(AUX) Regulated Current after Transient From end of ISC(TRAN) to CFILTER time-out 0.375 0.7 1.35 A Output Discharge Resistance RDIS(12V) 12VOUT[A/B] 12VOUT[A/B] = 6.0V 1600 Ų RDIS(3V) 3VOUT[A/B] 3V DIS(OUT[A/B] = 1.65V 150 Ų RDIS(VAUX) 3VAUX[A/B] 3VAUX[A/B] = 1.65V 430 Ų tOFF(12V) 12V Current Limit Response Time MIC2592B-2BTQ 1 2.0 ės (Figure 2) C OFF(GATE = 25pF VIN –VSENSE = 140mV tOFF(3V) 3.3V Current Limit Response Time MIC2592B-2BTQ 1 2.0 ės (Figure 3) C OFF(GATE = 25pF VIN –VSENSE = 140mV(8) tSC(TRAN) VAUX[A/B] Current Limit Response VAUX[A/B] = 0V, VSTBYA = VSTBYB = +3.3V 2.5 5 ės Time (Figure 5) SC(tPROP(12VFAULT) Delay from 12V[A/B] Overcurrent MIC2592B-2BTQ 1 ės Limit to /FAULT output C PROP(FILTER = 0 VIN –VSENSE = 140mV(8) tPROP(3VFAULT) Delay from 3V[A/B] Overcurrent MIC2592B-2BTQ 1 ės Limit to /FAULT[A/B] Output C PROP(FILTER = 0 VIN –VSENSE = 140mV(8) tPROP(VAUXFAULT) Delay from VAUX[A/B] Overcurrent MIC2592B-2BTQ 1 ės limit to /FAULT[A/B] output PROP(CFILTER = 0 VAUX Output Grounded(8) tW ON[A/B], AUXEN[A/B] Pulse Width Note 8 100 ns tPOR MIC2592B Power-On Reset Time Note 8 250 ės after VSTBY[A/B] becomes valid SMBus Timing t1 SCL (clock) period Figure 1 2.5 ės t2 Data In setup time to SCL HIGH Figure 1 100 ns t3 Data Out stable after SCL LOW Figure 1 300 ns t4 Data LOW setup time to SCL LOW Start condition, Figure 1 100 ns t5 Data HIGH hold time after SCL HIGH Stop condition, Figure 1 100 ns Notes: 7. Specifi cation for packaged product only. 8. Parameters guaranteed by design. Not 100% production tested. V I 12V 3V V V V V V C V

pageCatalog pdf di En 2012-05-22-31