Catalogs >
Siemens EDA >
Calibre RealTime

Calibre RealTime
2Pages

Catalog excerpts

Calibre RealTime Calibre signoff-quality verification on demand in custom/AMS design flows DATASHEET C_eII ^iew Create Eerl iviCeii Options Query E[P Verify Placer pouter Winder DF '. The Calibre RealTime platform completely changes the traditional layout-verification-simulation loop by bringing signoff-quality verification into the design creation process. Signoff-Quality DRC during Design Calibre® RealTime enables in-design signoff-quality Calibre design rule check- ing (DRC) for custom and analog/mixed-signal design flows, improving both design speed and the quality of results by providing immediate feedback on design rule violations and recommended rule compliance. With this information readily available during layout, designers can optimize designs for increased performance without incurring numerous time-consuming design-verification iterations. By providing the same automated check capabilities available to digital design checking, Calibre RealTime makes it easier for custom IC designers to produce high-quality designs while still meeting production schedules. Now, no mat- ter how many drawn layers a design contains, or how many checks there are per layer, or even how complex those checks are, design groups working at the most advanced nodes can get to DRC-clean quickly and with Calibre confidence. When integrated into a custom IC design and layout system, Calibre RealTime provides direct calls to Calibre analysis engines running foundry-qualified Calibre rule decks. These Calibre engines perform fast, incremental checking in the vicin- ity of shapes being edited, providing nearly instantaneous feedback on design rule violations, as well as potential systematic variation susceptibility as measured by recommended rule compliance. • Provides instantaneous feed- lations during layout creation • Reduces verification iterations and overall design time • Allows interactive editing of custom/AMS designs based on signoff-quality rule decks • Enables design optimization during layout creation • Integral part of design creation • Increases designer productivity Major Features • Uses standard foundry-qualified Calibre rule decks • Built-in error review toolbar • Automatically runs Calibre nmDRC whenever edits are • OpenAccess run-time model enables integration with most custom design environments • In-memory checking ensures best performance • User-defined custom filters tied • Complements existing built-in

Open the catalog to page 1

With its ability to perform all checks that can be run with Calibre DRC, including recommended rules, pattern matching, equation-based DRC, and double patterning, Calibre RealTime lets custom IC designers correct and adjust their designs during the layout process to produce a design that is DRC-clean, resistant to manufacturing variability issues, and optimized for the most desirable performance and operational characteristics. they are creating their design. At the same time, because it is integrated in addition to the built-in checker, users have the freedom to use either or both checking...

Open the catalog to page 2