See other catalogues for
Maxim Integrated Products
You may also be interested in
Text version of the page
| | | | | | | | | | | | | | | | | | |
| | | |
| | | DS2780 Standalone Fuel Gauge IC | | |
| | | |
| | | CONTROL REGISTER All CONTROL register bits are read and write accessible. The CONTROL register is recalled from Parameter EEPROM memory at power-up. Register bit values can be modified in shadow RAM after power-up. Shadow RAM values can be saved as the power up default values by using the Copy Data command. | | |
| | | |
| | | Figure 15. Control Register Format | | |
| | | |
| | | | | | | | | | | | Address | 60h | | Bit Definition | | | | Field | Bit | Format | Allowable Values | | | | Reserved | 7 | | Undefined | | | | UVEN | 6 | Read/Write | Under Voltage SLEEP Enable 0: Disables transition to SLEEP mode based on VIN voltage 1: Enables transition to SLEEP mode if, VIN < VSLEEP AND DQ stable at either logic level for tSLEEP | | | | PMOD | 5 | Read/Write | Power Mode Enable 0: Disables transition to SLEEP mode based on DQ logic state 1: Enables transition to SLEEP mode if DQ at a logic low for tSLEEP | | | | RNAOP | 4 | Read/Write | Read Net Address Opcode 0: Read Net Address Command = 33h 1: Read Net Address Command = 39h | | | | | | | | | | | |
| | | |
| | | Reserved 0:3 Undefined | | |
| | | |
| | | SPECIAL FEATURE REGISTER All Special Feature Register bits are read and write accessible, with default values specified in each bit definition. | | |
| | | |
| | | Figure 16. Special Feature Register Format | | |
| | | |
| | | | | | | | | | | | Address | 15h | | Bit Definition | | | | Field | Bit | Format | Allowable Values | | | | Reserved | 1:7 | | Undefined | | | | PIOSC | 0 | Read/Write | PIO Sense and Control Read values 0: PIO pin < Vil 1: PIO pin > Vih Write values 0: Activates PIO pin open-drain output driver, forcing the PIO pin low 1: Disables the output driver, allowing the PIO pin to be pulled high or used as an input Power-up and SLEEP mode default: 1 (PIO pin is hi-Z) Note: PIO pin has weak pulldown | | | | | | | | | | | |
| | | |
| | | EEPROM REGISTER The EEPROM register provides access control of the EEPROM blocks. EEPROM blocks can be locked to prevent alteration of data within the block. Locking a block disables write access to it. Once a block is locked, it cannot be unlocked. Read access to EEPROM blocks is unaffected by the lock/unlock status. | | |
| | | |
| | | 19 of 29 | | |
| | | |
| | | | | | | | | | | | | | | | | | |