You may also be interested in
TDM switch, Transceiver, Gate array, Enclosure, Switch
Text version of the page
TSI-1
1k x 1k Time-Slot Interchanger
Video Server, and VTR Applications
Product Brief
Feature SUMMARARY
n 1,024 input channels x 1,024 output channels nonblocking DS0 time-slot interchange fabric.
n 8 full-duplex, serial time-division multiplexer (TDM) concentration
highway interfaces.
n Compatible with GCI, SLD interfaces.
n Data rate selection of 2.048 Mbits/s,
4.096 Mbits/s, 8.192 Mbits/s, or
16.384 Mbits/s per highway.
n Bit and byte offset to 1/4 bit resolution per highway.
n Frame integrity mode to ensure intact transfer of wideband data (N x DS0, ISDN H-channels).
n Low-latency mode for minimum delay
on voice channels.
n 16-bit synchronous microprocessor interface for access to connection data and device registers.
n IEEE® 1149.1 boundary-scan test port (JTAG).
n Pattern generation and checking for
on-line system testing (pseudorandom bit sequence (PRBS), quasirandom signal sequence (QRSS), or user-defined byte).
n Low-power 1.5 V core power supply with 3.3 V digital I/O compatibility.
n 240-pin ball grid array (PBGAM1) package, 19 mm2 with a 1.0 mm ball pitch.
n –40 °C to +85 °C industrial temperature range.
Introduction
This document is a high-level description for the TSI-1 timeslot
interchanger device. The features and functions of the device are listed and explained at a level intended to meet the needs of the system design and component selection processes. Any standards governing the operation of the device are referenced, and the level of compliance is stated as appropriate. Broad definitions of its intended applications are given.
1.1 Related Documents
More information on the TSI-1 is contained in the following documents:
n The TSI-1 Data Sheet contains all infor-
mation relevant to the use of the device
in a board design Pin descriptions, register descriptions, dc electrical characteristics, timing diagrams, ac timing parameters, packaging, and operating conditions are included.
n The TTSI-144 Scalable Time-Slot
Interchanger System Design Guide describes how to design software and hardware to support the device in
various applications. The initialization
procedure as well as some fundamental
test setups for loopbacks and pattern
generation are also described.
n The TSI Family Selection Guide is
intended to help customers select the
best device(s) for their application(s). The various devices and their distin- guishing features are summarized.
|
|