MOBILE DDR SDRAM EM42AM3284LBA - eGismos - #1

/ 20


catalogue search
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 01
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 02
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 03
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 04
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 05
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 06
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 07
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 08
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 09
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 10
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 11
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 12
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 13
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 14
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 15
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 16
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 17
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 18
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 19
MOBILE DDR SDRAM EM42AM3284LBA - eGismos
P. 20
Pages:
MOBILE DDR SDRAM EM42AM3284LBA - eGismos


See other catalogues for eGismos
You may also be interested in

Power supply controller, Controller, Microcontroller, Memory, RAM


Text version of the page
covcx
EM42AM3284LBA
512Mb (4Mx4Bankx32) Double DATA RATE SDRAM
Description
The EM42AM3284LBA is high speed Synchronous graphic RAM fabricated with ultra high performance CMOS process containing 536,870,912 bits which organized as 4Meg words x 4 banks by 32 bits. The 512Mb DDR SDRAM uses a double data rate architecture to accomplish high-speed operation. The data path internally prefetches multiple bits and It transfers the datafor both rising and falling edges of the system clock.It means the doubled data bandwidth can be achieved at the I/O pins. Available packages:TFBGA-90B(13mmx11mm).
Features
• Internal Double-Date-Rate architecture with 2 Accesses per clock cycle.
• 1.8V +0.1V VDD/VDDQ
• 1.8V LV-COMS compatible I/O
• Burst Length (B/L) of 2, 4, 8, 16
• 3 Clock read latency
• Bi-directional,intermittent data strobe(DQS)
• All inputs except data and DM are sampled at the positive edge of the system clock.
• Data Mask (DM) for write data
• Sequential & Interleaved Burst type available •Auto Precharge option for each burst accesses
• DQS edge-aligned with data for Read cycles
• DQS center-aligned with data for Write cycles
• No DLL;CK to DQS is not synchronized
• Deep power down mode
• Partial Array Self-Refresh(PASR)
•Auto Temperature Compensated Self-Refresh (TCSR) by built-in temperature sensor
• Auto Refresh and Self Refresh
• 8,192 Refresh Cycles / 64ms
Ordering Information
Part No
Organization
Max. Freq
Package
Grade
Pb
EM42AM3284LBA-75F
16M X 32
133MHz/DDR266 @CL3
TFBGA-90B
Commercial
Free
4: 4Bank L: 1.8V
* EOREX reserves the right to change products or specification without notice.
Jul. 2006
www.eorex.com
1/20

pageCatalog pdf di En 2012-05-22-29