2008-2009 Telemetry / Telecom series catalog - EDT - #40

/ 48


catalogue search
P. 01
P. 02
P. 03
P. 04
P. 05
P. 06
P. 07
P. 08
P. 09
P. 10
P. 11
P. 12
P. 13
P. 14
P. 15
P. 16
P. 17
P. 18
P. 19
P. 20
P. 21
P. 22
P. 23
P. 24
P. 25
P. 26
P. 27
P. 28
P. 29
P. 30
P. 31
P. 32
P. 33
P. 34
P. 35
P. 36
P. 37
P. 38
P. 39
P. 40
P. 41
P. 42
P. 43
P. 44
P. 45
P. 46
P. 47
P. 48
Pages:


See other catalogues for EDT

Text version of the page
MainBoard

2008-2009 Telemetry / Telecom series catalog - 7102 PCIe8 LX

PCI Express 8-lane high-speed DMA and data processing interface Description
e PCIe8 LX (for PCI Express) is a main board that supports a mezzanine board with high-speed DMA and other resources. It has a programmable FPGA (Xilinx Virtex 5 LXT) and syn- chronous memory of 8 MB SRAM and up to 2 GB 200-pin SODIMM DDR2 DRAM. e board also has four independent programmable PLL clock generators, which can be set to select frequencies from 1 to 45 MHz with an error rate of less than +/- 50 ppm. e board works with numerous EDT mezzanine boards and the Time Distribution auxiliary board. An EDT Bridge is available to connect two main boards. Applications
EDT mezzanine board support on PCI Express platforms Features
Main board (fits in an 8- or 16-lane PCIe slot) — supports an EDT mezzanine board with high-speed DMA, programmable FPGA resources, and memory221 LVTTL programmable signals connected to mezzanine boardFPGA: One programmable Xilinx Virtex 5 LXT XC5VLX110T/220T/330T SRAM: 8 MBDRAM: Up to 2 GB (DDR2) Clocks: Four independent programmable PLL clock generators 38

pageCatalog pdf di En 2012-02-07-16