|
catalogue search
|
You may also be interested in
Video recorder, Fiber optic cable, PCI, Mezzanine card, Acquisition card
Text version of the page
SpecificationsProduct TypeFPGA Resources Memory Clocks Data Rates Data Format (I/O)PCI Compliance Connectors CablingPhysical Environmental System and Software PCI GS is a PCI main board (v. 2); it supplies DMA, memory, and programmable FPGA resources to a mezzanine board.One programmable FPGA (Xilinx Virtex II Pro XC2VP50 or optional 70) with two on-chip PowerPC processors SRAM Dependent on FPGA selected (4 MB on XC2VP50; 8 MB on optional 70) DRAM (DDR2) 0 or optional 1 GB (200-pin SODIMM)Four programmable independent PLL clock generators, each with input and output clocks: Input (reference) clocks can be set to 10.3681 or 40 MHz, or PCI clock. Output clocks can be set with only +/- 50 ppm error to 1.544, 2.048, 6.312, 8.448, 34.368, or 44.736 MHz.Peak TBD Typical TBD (dependent on mezzanine board, bus chipset, and host system) Determined by mezzanine board and optional auxiliary boardPCI version PCI 2.3 DMA 1, 4, or 16 channels, depending on mezzanine board Number of slots 1Five CMC-type (IEEE 1386) mezzanine 221 LVTTL I/O (mate to AMP 120527-1 or Molex 71436-2164) One 6-pin .100” x 1 row square .025” For FPGA JTAG (IEEE 1149.1) One 8-pin .100” x 1 row square .025” square pins For six external debugging LEDs One 40-pin ATA-type expansion 30 LVTTL signals for external board or FPGA debugging (8 can be used for Xilinx RocketIO)Consult EDT for purchase options.Weight 4.2 oz. typical Dimensions 6.6 x 4.2 x 0.5 in.Temperature Operating 0° to 40° C Non-operating -40° to 70° C Humidity Operating 1% to 90%, non-condensing at 40° C Non-operating 95%, non-condensing at 45° CSystem must have a PCI or PCI-X slot, 32- or 64-bit and 66 MHz or faster (33 MHz will work, but at reduced data rates). Software is included for Windows, Solaris, Linux, and Mac OS X and can be requested for VxWorks; for versions, see our website.Ordering Options- Mezzanine board: See Compatibility Guide. - FPGA: XC2VP 50 / 70 - SRAM: 4 MB / 8 MB (dependent on FPGA) - DRAM: Bold is default. For more options, see mezzanine board datasheet. / 1 GB Ask about custom options. 37 |