ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic - #1

/ 38


catalogue search
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 01
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 02
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 03
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 04
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 05
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 06
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 07
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 08
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 09
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 10
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 11
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 12
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 13
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 14
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 15
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 16
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 17
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 18
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 19
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 20
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 21
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 22
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 23
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 24
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 25
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 26
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 27
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 28
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 29
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 30
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 31
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 32
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 33
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 34
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 35
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 36
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 37
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic
P. 38
Pages:
ClockCS2000 Family Generation and Multiplication/Jitter Reduction Solution - Cirrus Logic


See other catalogues for Cirrus Logic

Text version of the page
CIRRUS LOGC CS2000-CP Fractional-N Clock Synthesizer & Clock Multiplier Features General Description The CS2000-CP is an extremely versatile System clocking device that utilizes a programmable phase lock loop. The CS2000-CP is based on a hybrid ana-log-digital PLL architecture comprised of a unique combination of a Delta-Sigma Fractional-N Frequency Synthesizer and a Digital PLL. This architecture allows for both frequency synthesis/clock génération from a stable référence clock as well as génération of a low-jitter clock relative to an external noisy synchronization clock. The design is also unique in that it can générale low-jitter docks relative to noisy external synchroniza­tion docks at frequencies as low as 50 Hz. The CS2000-CP supports both PC and SPI forfull software controL The CS2000-CP is available in a 10-pin MSOP pack­age in Commercial (~10°C to +7(TC) and Automotive (-40°C to +85*C) grades, Customer development kits are also available for device évaluation. Please see "Ordering Information" on page 36 for complète détails. ♦ Delta-Sigma Fractional-N Frequency Synthesis - Générâtes a Low Jitter 6 - 75 MHz Clock from an 8 - 75 MHz Référence Clock ♦ Clock Multiplier / Jitter Réduction - Générâtes a Low Jitter 6 - 75 MHz Clock from a Jittery or Intermittent 50 Hz to 30 MHz Clock Source ♦ Hîghly Accurate PLL Multiplication Factor — Maximum Error Less Than 1 PPM in High-Resolution Mode ♦ l2C™/SPI™ControlPort ♦ Configurable Auxiliary Output ♦ Flexible Sourcing of Référence Clock - External Oscillator or Clock Source — Supports Inexpensive Local Crystal ♦ Minimal Board Space Required — No External Analog Loop-filter Components 3,3 V PC/SPi Software Çontrol PC/SPI PLLQuIpuI_ Auxiliary Output LOCK indicaux 8 MHz to 75 MHz Low-Jitter Timlng Référence Al Fractional-N Frequency Synthesizer 6 to 75 MHZ PLL Output Ortput to InpU C*x*Rato " 50 Hz to 30 MHz Frequency Référence CXrfjXillo tnpm ClOCK RatfO CIRRUS LOGIC* Copyright © Cirrus Logic, Inc 2010 MAY 10 http://www.dmjs.com (** Heseived) DS761F2

pageCatalog pdf di En 2012-05-22-28