Altera Product Catalog (PDF) - Altera - #1

/ 14


catalogue search
Altera Product Catalog (PDF) - Altera
P. 01
Altera Product Catalog (PDF) - Altera
P. 02
Altera Product Catalog (PDF) - Altera
P. 03
Altera Product Catalog (PDF) - Altera
P. 04
Altera Product Catalog (PDF) - Altera
P. 05
Altera Product Catalog (PDF) - Altera
P. 06
Altera Product Catalog (PDF) - Altera
P. 07
Altera Product Catalog (PDF) - Altera
P. 08
Altera Product Catalog (PDF) - Altera
P. 09
Altera Product Catalog (PDF) - Altera
P. 10
Altera Product Catalog (PDF) - Altera
P. 11
Altera Product Catalog (PDF) - Altera
P. 12
Altera Product Catalog (PDF) - Altera
P. 13
Altera Product Catalog (PDF) - Altera
P. 14
Pages:
Altera Product Catalog (PDF) - Altera


See other catalogues for Altera
You may also be interested in

Integrated circuit, Gate array, SPLD, ASIC, Network controller


Text version of the page

1.Stratix IV Device Family Overview

SIV51001-2.0

Introduction

Altera
® Stratix
® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing designers to innovate without compromise. StratixIV FPGAs are based on Taiwan Semiconductor Manufacturing Company’s (TSMC’s) 40-nm process technology and surpass all other high-end FPGAs available today, with the highest logic density, most transceivers, and lowest power.The StratixIV device family contains two variants optimized to meet different application needs:
â–  Stratix IV GX transceiver FPGAs—up to 531,200 logic elements (LEs) and 48 full-duplex clock data recovery (CDR)-based transceivers at up to 8.5 Gbps
â–  Stratix IV E (Enhanced) FPGAs—up to 681,100 LEs, 31,491 Kbits RAM, 1,360 18×18-bit multipliersThe complete Altera high-end solution includes the lowest risk, lowest total cost path to volume using HardCopy
® IV ASICs for both family variants, a comprehensive portfolio of application solutions customized for end-markets, and the industry leading Quartus
® II software for increasing productivity and performance.This chapter contains the following sections:
â–  “Feature Summary” on page1–1
â–  “Architecture Features” on page1–4
â–  “Integrated Software Platform” on page1–12

Feature Summary

The following list summarizes the features in the StratixIV device families:
â–  Up to 32 full-duplex CDR-based transceivers supporting data rates between 600Mbps and 8.5Gbps. Up to 16 additional PMA-Only transceivers supporting data rates between 600Mbps and 3.2Gbps. f For more information about the additional PMA-Only channels, refer to the “ Configuring Clock Multiplier Unit (CMU) Channels as Additional Transceiver Channels ” section in the Upcoming StratixIV Device Features document.
â–  Dedicated circuitry to support physical layer functionality for popular serial protocols, such as PCI Express (PIPE) Gen1 and Gen2, Gigabit Ethernet, Serial RapidIO, SONET/SDH, XAUI/HiGig, (OIF) CEI-6G, SD/HD/3G-SDI, Fibre Channel, SFI-5, and Interlaken
© November 2008Altera CorporationStratixIV Device Handbook, Volume1

pageCatalog pdf di En 2012-05-21-27