Text version of the page

Silicon ExplorerII Logic Analysis System

REAL-TIME IN-SYSTEM DESIGN VERIFICATION

Imagine an integrated desktop suite of diagnostic toolsthat enables real-time observability

of internal programmablelogic nodes without affecting the timing,loading,or fanout of a design.Actel has made this kind of verification a reality with its Silicon ExplorerII,a revolutionary diagnostic andverification tool kit for FPGA design verification.

Design Verification

Designers often choose field programmable gate arrays(FPGAs) because of the accelerated design advantages.But as gate counts and functionality requirements increase,the verification process lengthens and the FPGA’s edge diminishes.Existing verification techniques have a variety of drawbacksthat slow the process or limit its effectiveness.For example, boundary-scan techniques only provide a static snapshot of the design states.Design relayout techniques can dynamically access internal nodes,but each iteration requires design recompilation,which introduces changes in timing and fanout. Single-step,internal probing procedures enable static testingof individual nodes,but the entire circuit cannot be testedin real time.

Key Features

— Dynamic Access into Internal Nodes without Design Relayout — User-Friendly, Graphical User Interface for Viewing and Analysis

Actel’s Solution

Actel has eliminated these debug concerns by developing a suite of tools that helps you explore an entire design in real time without requiring design relayout.Silicon ExplorerII shortens the FPGA design verification process by providinga tightly integrated suite of tools and capabilities that enablerapid isolation of functional and timing problems—there’s no need to relayout,recompile,or redo any part of your design to complete the verification process.By removing the guesswork associated with trial and errormethods of system verification,Silicon ExplorerII saves weeks of effort and gives precise control over the verificationprocess.And,with its portability,Silicon ExplorerII allowsdesigners the freedom to verify their designs without even leaving their desks.

— Supports 2.5V, 3.3V, and 5.0V Boards — PC-Hosted, 18-Channel Logic Analyzerwith up to 100 MHz Asynchronous Sampling Rate — Four Levels of Triggering — Serial Port Connection—No Plug-in Cards — Supports All Actel Antifuse Devices Including the High-Speed Axcelerator FPGAs